Sample &

Buy

USB Type-C 28V EPR Protector with CC and SBU Short to VBUS Overvoltage and IEC ESD Protection

Technical

Documentation

1 General Description

The RT1735 is an USB Type-C interface overvoltage protection IC.

The RT1735 protects the high voltage shorted to VBUS to adjacent pins of CC/SBU up to 28V due to USB Power Delivery (PD), which allows VBUS from 3.3 to 28V sourcing.

The RT1735 is integrated with the protection against ESDs as per IEC61000-4-2 standards, with contact discharge of \pm 8kV on CON_CC1/CON_CC2, D1/D2 and CON_SBU1/ CON_SBU2. The surge immunity level of CON_CC1/CON_CC2 and CON_SBU1/ CON_SBU2 is up to \pm 36V. Besides, the ultra-fast OVP response time of 100ns can protect the system side of application IC from damage.

The RT1735 is available in a 3x3mm WQFN package. The recommended junction temperature range is -40° C to 125°C, and the ambient temperature range is -40° C to 85°C.

2 Features


- 4-Channel of short to VBUS Overvoltage Protection (CON_CC1, CON_CC2, CON_SBU1 and CON_SBU2)
- IEC61000-4-2 Contact Discharge Protection
 ► CON_CC1/CON_CC2: ±8kV
 - ► CON_SBU1/CON_SBU2: ±8kV
 - ▶ D1/D2: ±8kV
- High Absolute Maximum Ratings = 36V of CON_CC1, CON_CC2, CON_SBU1 and CON_SBU2
- 100ns Ultra-Fast OVP Response Time of CC/SBU

VBUS

- 255m Ω Ultra-Low R_{ON} of CC Switch Typical
- 3.6Ω Low Ron of SBU Switch Typical
- 20µA Low Quiescent Current in Standby
- Bandwidth of 200MHz for SBU Switch
- Dead Battery Support
- 20-Pin 3x3mm WQFN Package

3 Applications

- PC/Notebook
- Smart Phone/Tablet
- TV/Monitor
- USB-C Dongle/Docking/Hubs



SBU1

SBU2

4 Simplified Application Circuit

DP DM

Type-C Connector

CC2

CC1



5 Ordering Information

RT1735 📮-📮

Packing A: Standard Package Type

N: WQFN-20L 3x3 (W-Type)

Note:

Richtek products are Richtek Green Policy compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.

6 Marking Information

W1=YM DAN	
•	

W1=: Product Code YMDAN: Date Code



Table of Contents


1	General Description1
2	Features1
3	Applications1
4	Simplified Application Circuit1
5	Ordering Information2
6	Marking Information2
7	Pin Configuration4
8	Functional Pin Description4
9	Functional Block Diagram5
10	Absolute Maximum Ratings6
11	Recommended Operating Conditions
12	Electrical Characteristics7
13	Typical Application Circuit10
14	Typical Operating Characteristics 11
15	Application Information14
	15.1 6-Channels of IEC 61000-4-2
	ESD Protection14

	15.2	Input Overvoltage Protection	14
	15.3	Over-Temperature Protection (OTP).	14
	15.4	Dead Battery	14
	15.5	FLAGB Pin Operation	14
	15.6	How to Connect Unused Pins	14
	15.7	Device Functional Modes	15
	15.8	Thermal Considerations	15
	15.9	Layout Considerations	16
16	Outline	Dimension	18
17	Footpr	int Information	19
18	Packin	g Information	20
	18.1	Tape and Reel Data	20
	18.2	Tape and Reel Packing	21
	18.3	Packing Material Anti-ESD Property	22
19	Datash	neet Revision History	23



7 Pin Configuration






WQFN-20L 3x3

8 Functional Pin Description

Pin No.	Pin Name	Pin Function
1	CON_SBU1	Type-C connector side SBU1 switch. Connect SBU1 pin of the USB Type-C connector.
2	CON_SBU2	Type-C connector side SBU2 switch. Connect SBU2 pin of the USB Type-C connector.
3	VBIAS	VBIAS pin connect capacitor for ESD protection. Put a $0.1\mu F$ capacitor on this pin to ground.
4	CON_CC1	Type-C connector side CC1 switch. Connect CC1 pin of the USB Type-C connector.
5	CON_CC2	Type-C connector side CC2 switch. Connect CC2 pin of the USB Type-C connector.
6	RPD_G2	If dead battery resistors are required, short pin to CON_CC2. If dead battery resistors are not required, short pin to GND.
7	RPD_G1	If dead battery resistors are required, short pin to CON_CC1. If dead battery resistors are not required, short pin to GND.
8, 13, 18	GND	Ground.
9	FLAGB	Open-drain output cautioning fault condition.
10	VDD	2.5V to 5.5V power supply. Bypass VDD to GND with a 1μ F capacitor.
11	CC2	System side of the CC2 switch. Connect to CC pin of the CC/PD controller.
12	CC1	System side of the CC1 switch. Connect to CC pin of the CC/PD controller.
14	SBU2	System side of the SBU2 switch. Connect to SBU pin of the SBU MUX.
15	SBU1	System side of the SBU1 switch. Connect to SBU pin of the SBU MUX.
16, 17	NC	No internal connection. Connect to ground.
19	D2	USB2.0 IEC ESD protection. Connect to negative half of the USB2.0 differential pairs pins of the USB Type-C connector.
20	D1	USB2.0 IEC ESD protection. Connect to positive half of the USB2.0 differential pairs pins of the USB Type-C connector.
21	Thermal Pad	Used as a heatsink. Thermal pad connects to PCB ground plane.

9 Functional Block Diagram



5

www.richtek.com

10 Absolute Maximum Ratings

(<u>Note 1</u>)

CON_CC1/CON_CC2/CON_SBU1/CON_SBU2	-0.3V to 36V
VBIAS/RPD_G1/RPD_G2	-0.3V to 36V
CC1/CC2/SBU1/SBU2/VDD/FLAGB/D1/D2	–0.3V to 6V
Output Current (CON_CC1/CON_CC2/CC1/CC2)	-1.25A to 1.25A
Output Current (CON_SBU1/CON_SBU2/SBU1/SBU2)	-100mA to 100mA
 Power Dissipation, PD @ TA = 25°C 	
WQFN-20L 3x3	3.33W
Package Thermal Resistance (<u>Note 2</u>)	
WQFN-20L 3x3, θJA	30°C/W
WQFN-20L 3x3, 0JC	7.5°C/W
Lead Temperature (Soldering, 10 sec.)	260°C
Junction Temperature	150°C
Storage Temperature Range	–65°C to 150°C
ESD Susceptibility (<u>Note 3</u>)	
HBM (Human Body Model)	±2kV
CDM	±500V
CON_CC1/CON_CC2/CON_SBU1/CON_SBU2/D1/D2 (IEC 61000-4-2 Contact Discharge) -	±8kV
CON_CC1/CON_CC2/CON_SBU1/CON_SBU2/D1/D2 (IEC 61000-4-2 Air Discharge)	±15kV
CON_CC1/CON_CC2/CON_SBU1/CON_SBU2 (IEC 61000-4-5 Surge)	±36V

- **Note 1**. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- **Note 2**. θ_{JA} is measured under natural convection (still air) at $T_A = 25^{\circ}C$ with the component mounted on a high effective-thermalconductivity four-layer test board on a JEDEC 51-7 thermal measurement standard. θ_{JC} is measured at the exposed pad of the package.
- Note 3. Devices are ESD sensitive. Handling precautions are recommended.

11 Recommended Operating Conditions

(<u>Note 4</u>)

Supply Input Voltage, VDD	- 2.5V to 5.5V
CON_CC1/CON_CC2/CC1/CC2/RPD_G1/RPD_G2/D1/D2/FLAGB	- 0V to 5.5V
• CON_SBU1/CON_SBU2/SBU1/SBU2	- 0V to 3.6V
Ambient Temperature Range	- –40°C to 85°C
Junction Temperature Range	- –40°C to 125°C

Note 4. The device is not guaranteed to function outside its operating conditions.

12 Electrical Characteristics

 V_{DD} = 2.5V to 5.5V, all typical (Typ) limits apply for T_A = 25°C, unless otherwise specified, All minimum (Min) and maximum (Max) apply over the full operating ambient temperature range (-40°C $\leq T_A \leq 125$ °C).

Parameter	Symbol	Test Conditions	Min	Тур	Мах	Unit
Static Characteristics					1	
VDD Undervoltage Lockout	Vvdd_uvlo	V _{DD} = 1.5V, and the rises V _{DD} until CC and SBU switches turn on.	2	2.2	2.45	V
VDD Undervoltage Lockout Hysteresis			95	165	260	mV
Quiescent Supply Current	lq	V _{DD} = 3.3V (Typical)		20	40	μA
Leakage Current for CC Pins when Device is Powered	ICC_LEAK	V _{DD} = 3.3V, V _{CON_CCx} = 5V; CCx floating			3	μA
Leakage Current for SBU Pins when Device is Powered	ISBU_LEAK	V _{DD} = 3.3V, V _{CON_SBUx} = 3.6V; SBUx floating			2	μA
Leakage Current for CON_CC Pins when Device is in OVP	ICON_CC_LEAK_OVP	V_{DD} = 3.3V, V_{CON}_{CCx} = 32V; V_{CCx} = 0V, measure the current of CON_CCx	500	1300	2100	μA
Leakage Current for CON_SBU Pins when Device is in OVP	ICON_SBU_LEAK_OVP	V_{DD} = 3.3V, V_{CON}_{SBUx} = 32V; V_{SBUx} = 0V, measure the current of CON_SBUx	500	1200	2100	μA
Leakage Current for CC Pins when Device is in OVP	ICC_LEAK_OVP	V_{DD} = 3.3V, V_{CON_CCx} = 32V; V_{CCx} = 0V, measure the current into CCx	-1		5	μA
Leakage Current for SBU Pins when Device is in OVP	ISBU_LEAK_OVP	V_{DD} = 3.3V, V_{CON}_{SBUx} = 32V; V_{SBUx} = 0V, measure the current into SBUx	-1		1	μA
Leakage Current for Dx Pins	ldx_leak	V_{DD} = 3.3V, V_{Dx} = 3.6V measure the current into Dx	-1		1	μA
CC Switch Characteristics						
Switch Turn On Resistance	Ron_cc	V _{DD} = 3.3V, V _{CCx} = 5V		255	390	mΩ
Switch Turn On Resistance Flatness	RON_CC_FLAT	Sweep CCx voltage between 0V and 3.6V			5	mΩ
Threshold Voltage of the		External 80μA	0.3		1.2	
Pull-Down Switch in Series with Rd during Dead	VTH_DB	External 180μA	0.5		1.3	V
Battery		External 330μA	0.9		2.13	
OVP Threshold on CC Pins	Vovpcc	V _{DD} = 3.3V, CON_CCx rises from 5.5V until FLAGB goes from H to L	5.6	5.8	6	V
Hysteresis on CC OVP	Vovpcc_hys	V _{DD} = 3.3V, CON_CCx falls from 6.1V until FLAGB goes from L to H		60		mV

Copyright © 2023 Richtek Technology Corporation. All rights reserved.



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
On Bandwidth Single Ended (–3dB)	BW _{CC}	Single ended, 50Ω terminal, V _{CCx} = 0.1V to 1.2V		150		MHz
Clamp Voltage on System Side	VCLAMP	V_{DD} = 3.3V, Hot plug voltage CON_CCx from 0V to 24V, 40V/µs; load 30 Ω in series to GND on CCx		8		v
SBU Switch Characteristic	s					
Switch Turn on Resistance	Ron_sbu	VDD = 3.3V, VSBUx = 3.6V		3.6	6.5	Ω
Switch Turn on Resistance Flatness	RON_SBU_FLAT	Sweep SBUx voltage between 0V and 3.6V		30	150	mΩ
OVP Threshold on SBU Pins	Vovpsbu	V _{DD} = 3.3V, CON_SBUx rises from 3.5V until FLAGB goes from H to L	3.6	3.8	4.0	v
Hysteresis on SBU OVP	Vovpsbu_hys	V _{DDf} = 3.3V, CON_SBUx falls from 4.2V until FLAGB goes from L to H		40		mV
On Bandwidth Single Ended (–3dB)	BWSBU	Single ended, 50Ω terminal, V _{SBUx} = 0.1V to 1.2V		200		MHz
Crosstalk	Xtalk	Swing 1VPP at 1MHz, measure the SBU1 to CON_SBU2 or SBU2 to CON_SBU1 with 50Ω terminal		-80		dB
Clamp Voltage on System Side	VCLAMP	V_{DD} = 3.3V, Hot plug voltage CON_SBUx from 0V to 24V, 40V/µs; load 100nF cap and 40Ω in series to GND on SBUx		8		V
Over-Temperature Protecti	on					
Over-Temperature Protection Shutdown Threshold Rising	Tsd	V _{DD} = 3.3V		150		°C
Over-Temperature Protection Shutdown Threshold Hysteresis	Tsd_hys	V _{DD} = 3.3V		20		°C
FLAGB Characteristics						
Low-Level Output Voltage	Vol	IoL = 5mA			0.4	V
VIH High-Level Leakage Current	Іон	Vflagb = 5.5V			1	μA
Dx ESD Protection						
Reverse Stand-Off Voltage from Dx to GND	VRWM_POS	Dx to GND. IDx $\leq 1\mu A$			5.5	V
Reverse Stand-Off Voltage from GND to Dx	VRWM_NEG	GND to Dx	GND to Dx		0	V
Break-Down Voltage from Dx to GND	VBR_POS	Dx to GND. IBR = 1mA	7			V

RT1735

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Break-Down Voltage from GND to Dx	Vbr_neg	GND to Dx. IBR = 8mA	0.6			V
Dx to GND or GND to Dx	Сю	f = 1MHz, VIO = 2.5V		3		pF
Differential Capacitance between Two Dx Pins	ΔCιο	f = 1MHz, VIO = 2.5V		0.02		pF
Dynamic On-Resistance Dx IEC Clamps	Rdyn	Dx to GND or GND to Dx		0.45		Ω
Switch Dynamic Character	istics					
Turn-On Time, Time form Rising V _{DD} UVLO to CC Switches Turn on	ton_cc	V _{DD} power-up from UVLO until CCx switches fully turn on		2.2		ms
Turn-On Time, Time from Rising V _{DD} UVLO to SBU Switches Turn On	ton_sbu	VDD power-up from UVLO until SBUx switches fully turn on		1.3		ms
Time from Crossing Rising V _{DD} UVLO until CC and SBU Switches Turn On and the Dead Battery Resistors Turn Off	ton_db	V _{DD} power-up from UVLO until the dead battery resistors turn off		5	10	ms
Minimum Slew Rate Allowed to Ensure CC and SBU Switches Turn Off during a Power Off	dVDD_OFF/dt		-0.5			V/µs
OVP Response Time on the CC Switches. Time from OVP Predicated until Switches Turn Off	tovp_response_cc	V _{DD} = 2.5V to 4.5V, Time from OVP trip voltage predicated to switches to turn OFF		100		ns
OVP Response Time on the SBU Switches. Time from OVP Predicated until Switches Turn Off	tovp_response_sbu	V _{DD} = 2.5V to 4.5V, Time from OVP trip voltage predicated to switches to turn OFF		100		ns
OVP Recovery Time on the CCx	tovp_recovery_cc	CON_CCx OVP remove until CCx switches fully turn back on		1.6		ms
OVP Recovery Time on the SBUx	tOVP_RECOVERY_SBU	CON_SBUx OVP remove until SBUx switches fully turn back on		0.65		ms
OVP Recovery Time on the CON_CCx's Dead Battery Resistors	tovp_recovery_cc_ DB	CON_CCx OVP remove until the dead battery resistors turn back off		5	10	ms
Time from OVP Asserted to FLAGB Assertion	tovp_flagb_ Assertion	Switches OVP asserted until FLAGB pull down	10	20	40	μs
Time from Switches Turn On after an OVP to FLAGB De-Assertion	tOVP_FLAGB_ DEASSERTION	Switches OVP de-asserted until FLAGB pull high		5		ms
Time from OTP to FLABG Assertion	tOTP_FLAGB_ ASSERTION	Switches OTP de-asserted until FLAGB pull down	10	20	40	μs

Copyright © 2023 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



13 Typical Application Circuit






Table 1. Recommended Components Information


Reference	Q'ty	Part Number	Description	Package	Manufacturer
CVDD	1	TMK107BJ105KA-T	1μF/X5R/25V	0603	TAIYO YUDEN
CVBIAS	1	0402B104K500CT	0.1µF/50V/X7R	0402	WALSIN
R1	1	RTT021003FTH	100k	0402	RALEC

```
Copyright © 2023 Richtek Technology Corporation. All rights reserved.
```

14 Typical Operating Characteristics










RT1735


SBU Clamp Voltage on System Side











www.richtek.com 13



15 Application Information

Richtek's component specification does not include the following information in the Application Information section. Thereby no warranty is given regarding its validity and accuracy. Customers should take responsibility to verify their own designs and reserve suitable design margin to ensure the functional suitability of their components and systems.

15.1 6-Channels of IEC 61000-4-2 ESD Protection

(CON_CC1, CON_CC2, CON_SBU1, CON_SBU2, D1 and D2)

The RT1735 provides 6-Channel of IEC 61000-4-2 system level ESD protection for the CC1, CC2, SBU1, SBU2, D1 and D2 pins. USB Type-C interface needs IEC system level ESD protection in order to provide sufficient protection for the ESD events that end users might expose the connector to.

15.2 Input Overvoltage Protection

The RT1735 has 4-channel of Short to VBUS overvoltage protection for the CC1, CC2, SBU1 and SBU2 pins of the USB Type-C receptacle via internal OVP level. When the input voltage exceeds the OVP level, the RT1735 will ultrafast turn off internal switches around 100ns to prevent the high input voltage from damaging the end system. When the CC/SBU input voltage returns to normal operation voltage range with hysteresis 60/40mV, the IC will turn on the switches to turn on channel.

Each switch for CC1/2 and SBU1/2 has its own Overvoltage Protection (OVP) comparator and is independently controlled by its respective comparator. If any one of channel voltages exceeds OVP threshold, the channel switch is turned off, and the other switches are also turned off.

15.3 Over-Temperature Protection (OTP)

The RT1735 monitors its internal temperature to prevent thermal failures. The chip turns off the switches when the junction temperature reaches 150°C. The IC will resume after the junction temperature is cooled down by 20°C.

15.4 Dead Battery

The RT1735 supports dead battery function. If system side does not have enough power to supply the RT1735 operation, short the RPD_G1 pin to the CON_CC1 pin, and short the RPD_G2 pin to the CON_CC2 pin. When it is connected to a Source, DRP (Dual-role power) or Sourcing Device, the system will receive the default VBUS. If dead battery function is not required in application, connect the RPD_G1 and RPD_G2 pins to ground.

15.5 FLAGB Pin Operation

The FLAGB operation for fault reporting. When OVP or OTP event occurrs, FLAGB pin will pull low until fault event asserts. Time from OVP or OTP to FLAGB pull down is around 20µs, then time from OVP asserted to FLAGB assertion is around 5ms.

15.6 How to Connect Unused Pins

If the RPD_Gx pins, the Dx pins, and the NC pin 16, 17 are unused in a design, they must be connected to GND.

15.7 Device Functional Modes

The RT1735 all functional modes.

MODE		MODE		VDD	RPD_Gx	ТJ	FLAGB	CC Switches	SBU Switches
Normal	Powered Off No Dead Battery Support	<uvlo< td=""><td>Grounded</td><td></td><td>High-Z</td><td>OFF</td><td>OFF</td></uvlo<>	Grounded		High-Z	OFF	OFF		
Operating Conditions	Powered Off Dead Battery Support	<uvlo< td=""><td>Shorted to CON_CCx</td><td></td><td>High-Z</td><td>OFF</td><td>OFF</td></uvlo<>	Shorted to CON_CCx		High-Z	OFF	OFF		
	Powered On	>UVLO	Forced OFF	< 0T	High-Z	ON	ON		
	Thermal Shutdown	>UVLO	Forced OFF	> 0T	Low	OFF	OFF		
Fault Conditions	CC Overvoltage Condition	>UVLO	Forced OFF	< 0T	Low	OFF	OFF		
Conditionio	SBU Overvoltage Condition	>UVLO	Forced OFF	< 0T	Low	OFF	OFF		

15.8 Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature T_{J(MAX)}, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

 $PD(MAX) = (TJ(MAX) - TA) / \theta JA$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-toambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance, θ_{JA} , is highly package dependent. For a WQFN-20L 3x3 package, the thermal resistance, θ_{JA} , is 30°C/W on a standard JEDEC 51-7 high effective-thermal-conductivity four-layer test board. The maximum power dissipation at T_A = 25°C can be calculated as below:

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (30^{\circ}C/W) = 3.33W$ for a WQFN-20L 3x3 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed $T_{J(MAX)}$ and the thermal resistance, θ_{JA} . The derating curve in <u>Figure 1</u> allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.






Figure 1. Derating Curve of Maximum Power Dissipation

15.9 Layout Considerations

Appropriate routing and placement is significant to maintain the signal integrity the USB2.0, SBU, CC signals. The following guidelines apply to the RT1735:

- Place the bypass capacitors close to the VDD pin, and ESD protection capacitor close to the VBIAS pin. Capacitors must be attached to a solid ground. This minimizes voltage disturbances during such as short to VBUS and ESD event. The USB2.0 and SBU trace need to be routed straight and sharp bends must be minimized.
- Standard ESD suggestion apply to the CON_CC1, CON _CC2, CON _SBU1, CON _SBU2, D1, and D2 pins as well.
- ► The optimum placement for the device is as close to the connector as possible. The PCB designer must be keeping out unprotected traces away from the protected traces which are between the RT1735 and the connector.
- ► Route the protected path as straight as possible. Reduce any sharp corners on the protected traces between the connector by using rounded corners with the largest radii possible. It is suggested to reduce Dx pin via up to another layer and to continue that trace on that same layer.

RT1735





Figure 2. RT1735 Layout Guide



16 Outline Dimension




Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Cumb al	Dimensions I	Dimensions In Millimeters		s In Inches	
Symbol	Min	Max	Min	Max	
А	0.700	0.800	0.028	0.031	
A1	0.000	0.050	0.000	0.002	
A3	0.175	0.250	0.007	0.010	
b	0.150	0.250	0.006	0.010	
D	2.900	3.100	0.114	0.122	
D2	1.650	1.750	0.065	0.069	
E	2.900	3.100	0.114	0.122	
E2	1.650	1.750	0.065	0.069	
е	0.400		0.016		
L	0.350	0.450	0.014	0.018	

W-Type 20L QFN 3x3 Package

17 Footprint Information




Deekege	Number of		Footprint Dimension (mm)								Talaranaa
Package Pin		Р	Ax	Ay	Bx	Ву	С	D	Sx	Sy	Tolerance
V/W/U/XQFN3*3-20	20	0.40	3.80	3.80	2.10	2.10	0.85	0.20	1.70	1.70	±0.05




18 Packing Information

18.1 Tape and Reel Data



Package Type	Tape Size	Pocket Pitch	Reel Size (A)		Units	Trailer	Leader	Reel Width (W2)
	(W1) (mm)	(P) (mm)	(mm) (in)		per Reel	(mm)	(mm)	Min./Max. (mm)
QFN/DFN 3x3	12	8	180	7	1,500	160	600	12.4/14.4



C, D and K are determined by component size. The clearance between the components and the cavity is as follows:

- For 12mm carrier tape: 0.5mm max.

Tape Size	W1	F	D	В		F		ØJ		Н
Tape Size	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.
12mm	12.3mm	7.9mm	8.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	0.6mm

 Copyright © 2023 Richtek Technology Corporation. All rights reserved.
 RICHTEK is a registered trademark of Richtek Technology Corporation.

 www.richtek.com
 DS1735-00
 December 2023

RT1735

18.2 Tape and Reel Packing

Step	Photo/Description	Step	Photo/Description
1	Reel 7"	4	3 reels per inner box Box A
2	HIC & Desiccant (1 Unit) inside	5	12 inner boxes per outer box
3	Caution label is on backside of Al bag	6	Outer box Carton A

Container	R	leel	Вох				Carton			
Package	Size	Units	Item	Size(cm)	Reels	Units	Item	Size(cm)	Boxes	Unit
		1 500	Box A	18.3*18.3*8.0	3	4,500	Carton A	38.3*27.2*40.0	12	54,000
QFN & DFN 3x3	/	1,500	Box E	18.6*18.6*3.5	1	1,500		For Combined or F	Partial Reel.	

Copyright © 2023 Richtek Technology Corporation. All rights reserved.



18.3 Packing Material Anti-ESD Property

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
Ω/cm^2	10 ⁴ to 10 ¹¹					

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2023 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

www.richtek.com





19 Datasheet Revision History

Version	Date	Description	Item
00	2023/12/8	Final	Title on P1