## 20V, 1A, Rail-to-Rail Operational Amplifier

## General Description

The RT9146/7 consists of a low power, high slew rate, single supply rail-to-rail input and output operational amplifier.

The RT9146 contains a single amplifier and the RT9147 contains two amplifiers in one package.

The RT9146/7 has a high slew rate (35V/ $\mu \mathrm{s}$ ), 1A peak output current and offset voltage below 15mV. The RT9146/ 7 is ideal for Thin Film Transistor Liquid Crystal Displays (TFT-LCD).

The RT9146 is available in the WDFN-8L $3 \times 3$ package, and the RT9147 is available in the WQFN-16L $4 \times 4$ package. The RT9146/7 are specified for operation over the full $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ temperature range.

## Ordering Information RT9146口

-Package Type
QW : WDFN-8L 3x3
QWA : WDFN-8SL $3 \times 3$
Lead Plating System
Z : ECO (Ecological Element with Halogen Free and Pb free)
RT9147 $\square \square$
Package Type
QW : WQFN-16L 4x4
Lead Plating System
Z : ECO (Ecological Element with Halogen Free and Pb free)
Note :
Richtek products are :

- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb -free soldering processes.


## Features

- Rail-to-Rail Output Swing
- Supply Voltage : 6V to 20V
- Peak Output Current : 1A
- High Slew Rate : 35V/ $\mu \mathrm{s}$
- Unity Gain Stable
- RoHS Compliant and Halogen Free


## Applications

- TFT-LCDPanels
- Notebook Computers
- Monitors
- LCDTVs


## Pin Configurations



WDFN-8L 3x3 / WDFN-8SL 3x3
RT9146


WQFN-16L 4x4
RT9147

## Marking Information



RT9147ZQW

|  |  |
| ---: | ---: |
| 43 YM |  |
| DNN |  |$\quad$| YMDNN : Date Code |
| :--- |

## Typical Application Circuit


*: RS may be needed for some applications.

## Functional Pin Description

RT9146

| Pin No. |  | Pin Name | Pin Function |
| :---: | :---: | :---: | :---: |
| $\begin{array}{\|c\|} \hline \text { WDFN-8L } \\ 3 \times 3 \end{array}$ | $\begin{array}{\|c} \hline \text { WDFN-8SL } \\ 3 \times 3 \end{array}$ |  |  |
| 1, 5, 8 |  | NC | No Internal Connection. |
| 2 |  | VIN- | Negative Input. |
| 3 |  | VIN+ | Positive Input. |
| $\begin{gathered} 4, \\ 9 \text { (Exposed Pad) } \end{gathered}$ |  | VS- | Negative Supply Input. The exposed pad must be soldered to a large PCB and connected to VS- for maximum power dissipation. |
| 6 |  | VOUT | Output. |
| 7 |  | VS+ | Positive Supply Input. Bypass VS+ to VS- with a $0.1 \mu \mathrm{~F}$ capacitor placed as close as possible to the device. |

RT9147

| Pin No. | Pin Name | Pin Function |
| :---: | :--- | :--- |
| $1,2,4,5,6,13,15,16$ | NC | No Internal Connection. |
| 3 | VS+ | Positive Supply Input. Bypass VS+ to VS- with a $0.1 \mu$ F capacitor placed as <br> close as possible to the device. |
| 7 | VOUTA | Output of Amplifier A. |
| 8 | VINA- | Positive Input of Amplifier A. |
| 9 | VINA+ | Negative Input of Amplifier A. |
| 10, | VS- | Negative Supply Input. The exposed pad must be soldered to a large PCB <br> and connected to VS- for maximum power dissipation. |
| 17 (Exposed Pad) | VINB+ | Positive Input of Amplifier B. |
| 11 | VINB- | Negative Input of Amplifier B. |
| 12 | VOUTB | Output of Amplifier B. |
| 14 |  |  |

Function Block Diagram


RT9146


RT9147
Absolute Maximum Ratings (Note 1)

- Supply Voltage, (VS+ to VS-) ..... 24V
- VINx+, VINx- to VS- ..... -0.3 V to 24 V
- VINx+ to VINx- ..... $\pm 5 \mathrm{~V}$
- Power Dissipation, $\mathrm{P}_{\mathrm{D}} @ \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
WDFN-8L 3x3 ..... 3.22W
WDFN-8SL $3 \times 3$ ..... 3.22W
WQFN-16L 4×4 ..... 3.51 W
- Package Thermal Resistance (Note 2) WDFN-8L 3x3, $\theta_{J A}$ ..... $31^{\circ} \mathrm{C} / \mathrm{w}$
WDFN-8L $3 \times 3, \theta_{\mathrm{Jc}}-$ ..... $8^{\circ} \mathrm{C} / \mathrm{W}$
WDFN-8SL $3 \times 3, \theta_{\mathrm{JA}}$ ..... $31^{\circ} \mathrm{C} / \mathrm{N}$
WDFN-8SL $3 \times 3, \theta_{\mathrm{Jc}}$ ..... $8^{\circ} \mathrm{C} / \mathrm{W}$
WQFN-16L $4 \times 4, \theta_{J A}$ ..... $28.5^{\circ} \mathrm{C} / \mathrm{W}$
WQFN-16L $4 \times 4, \theta_{\mathrm{Jc}}$ ..... $7^{\circ} \mathrm{C} / \mathrm{W}$
- Lead Temperature (Soldering, 10 sec .) ..... $260^{\circ} \mathrm{C}$
- Junction Temperature ..... $150^{\circ} \mathrm{C}$
- Storage Temperature Range ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$- ESD Susceptibility (Note 3)HBM (Human Body Model)2kV
MM (Machine Model) ..... 200 V
Recommended Operating Conditions (Note 4)
- Supply Voltage, VS- = 0V, VS+ ..... 6 V to 20 V
- Junction Temperature Range ..... $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
- Ambient Temperature Range $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$


## Electrical Characteristics

$\left(\mathrm{V}_{\mathrm{S}^{+}}=16 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{-}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INx}_{\mathrm{x}}}=\mathrm{V}_{\text {OUTx }}=\mathrm{V}_{\mathrm{S}+} / 2, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$, unless otherwise specified)

| Parameter | Symbol | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Characteristics |  |  |  |  |  |  |
| Input Offset Voltage | Vos | $\mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{S}+} / 2$ | -- | 2 | 15 | mV |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ | $\mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{S}+} / 2$ | -- | 2 | 50 | nA |
| Load Regulation | $\Delta \mathrm{V}_{\text {LOAD }}$ | Ioutx $=0$ to -80 mA | -- | 0.1 | -- | $\mathrm{mV} / \mathrm{mA}$ |
|  |  | IOUTx $=0$ to 80mA | -- | -0.1 | -- |  |
| Common Mode Input Range | CMIR |  | 0.5 | -- | $\begin{gathered} \mathrm{V}_{\mathrm{S}+} \\ -0.5 \end{gathered}$ | V |
| Common Mode Rejection Ratio | CMRR | $0.5 \mathrm{~V} \leq \mathrm{V}_{\text {OUTx }} \leq \mathrm{V}_{\mathrm{S}_{+}}-0.5 \mathrm{~V}$ | -- | 95 | -- | dB |
| Open Loop Gain | Avol | $0.5 \mathrm{~V} \leq \mathrm{V}_{\text {OUTx }} \leq \mathrm{V}_{\mathrm{S}_{+}-0.5 \mathrm{~V}}$ | -- | 118 | -- | dB |


| Parameter | Symbol | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Characteristics |  |  |  |  |  |  |
| Output Swing Low | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{L}}=-50 \mathrm{~mA}$ | -- | 0.6 | 1.5 | V |
| Output Swing High | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{L}_{\mathrm{L}}=50 \mathrm{~mA}$ | $\begin{gathered} \mathrm{V}_{\mathrm{S}+} \\ -1.5 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{S}+} \\ -0.3 \end{gathered}$ | -- | V |
| Transient Peak Output Current | lpK |  | 800 | 1000 | 1400 | mA |
| Power Supply |  |  |  |  |  |  |
| Power Supply Rejection Ratio | PSRR | $\mathrm{V}_{\mathrm{S}+}=6 \mathrm{~V}$ to $20 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=\mathrm{V}_{\text {OUTx }}=\mathrm{V}_{\text {S+ }} / 2$ | -- | 96 | -- | dB |
| Quiescent Current | $\mathrm{I}_{\mathrm{DD}}$ | No Load | -- | 4 | -- | mA |
| Dynamic Performance |  |  |  |  |  |  |
| Slew Rate | SR | 4 V step, $20 \%$ to $80 \%, \mathrm{~A}_{\mathrm{V}}=1$ | -- | 35 | -- | $\mathrm{V} / \mu \mathrm{s}$ |
| Setting to $\pm 0.1 \%$ ( $\mathrm{AV}=1$ ) | $\mathrm{t}_{5}$ | $\begin{aligned} & \mathrm{A}_{\mathrm{V}}=1, \mathrm{~V}_{\text {OUTX }}=2 \mathrm{~V} \text { step } \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF} \end{aligned}$ | -- | 270 | -- | ns |
| -3dB Bandwidth | BW | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ | -- | 16 | -- | MHz |
| Gain-Bandwidth Product | GBWP | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ | -- | 12 | -- | MHz |
| Phase Margin | PM | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ | -- | $50^{\circ}$ | -- | -- |
| Thermal Shutdown Temperature | Ts | Temperature Rising | -- | 150 | -- | ${ }^{\circ} \mathrm{C}$ |
| Thermal Shutdown Hysteresis | $\Delta \mathrm{T}_{\mathrm{s}}$ |  | -- | 20 | -- | ${ }^{\circ} \mathrm{C}$ |

Note 1. Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
Note 2. $\theta_{\mathrm{JA}}$ is measured at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ on a high effective thermal conductivity four-layer test board per JEDEC 51-7. $\theta_{\mathrm{Jc}}$ is measured at the exposed pad of the package.
Note 3. Devices are ESD sensitive. Handling precaution is recommended.
Note 4. The device is not guaranteed to function outside its operating conditions.

## Typical Operating Characteristics

Supply Current vs. Supply Voltage


Input Offset Voltage vs. Supply Voltage


Output Voltage Swing vs. Supply Voltage



Input Offset Voltage vs. Temperature


Rail to Rail



-3dB Bandwidth


## Large Signal Response



Slew Rate


Gain Bandwidth Product


## Applications Information

The RT9146/7 is a high performance operational amplifier capable of driving large loads for different applications. A high slew rates, rail-to-rail input and output capability, and low power consumption are the features which make the RT9146/7 ideal for LCD applications. The RT9146/7 also has wide bandwidth and phase margin to drive a load with $10 \mathrm{k} \Omega$ resistance and 10pF capacitance.

## Operating Voltage

The RT9146/7 total supply voltage range is guaranteed from 6 V to 20 V . The specifications are stable over both full supply range and operating temperatures from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$. The output swing of the RT9146/7 typically extends to within 1.5 V of positive/negative supply rails with 50 mA load current source/sink. Decreasing the load current will obtain an output swing even closer to the supply rails.

## Short-Circuit Condition

An internal short-circuit protection is implemented to protect the device from output short-circuit. The RT9146/ 7 limits the short-circuit current to $\pm 1 \mathrm{~A}$ if the output is directly shorted to positive/negative supply rails.

## LCD Panel Applications

The RT9146/7 is mainly designed for LCD V-com buffer. The operational amplifier has 1A instantaneous source/ sink peak current.

## Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula :
$P_{D(\text { mAX })}=\left(T_{J(\text { MAX })}-T_{A}\right) / \theta_{J A}$
where $T_{J(M A X)}$ is the maximum junction temperature, $T_{A}$ is the ambient temperature, and $\theta_{\mathrm{JA}}$ is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is $125^{\circ} \mathrm{C}$. The junction to ambient thermal resistance, $\theta_{\mathrm{JA}}$, is layout dependent. For WDFN-8L $3 \times 3$ package, the thermal resistance, $\theta_{\mathrm{JA}}$, is $31^{\circ} \mathrm{C} / \mathrm{W}$ on a standard JEDEC 51-7 four-layer thermal test board. For WDFN-8SL $3 \times 3$ package, the thermal resistance, $\theta_{\mathrm{JA}}$, is $31^{\circ} \mathrm{C} / \mathrm{W}$ on a standard JEDEC 51-7 four-layer thermal test board. For WQFN-16L 4x4 package, the thermal resistance, $\theta_{\mathrm{JA}}$, is $28.5^{\circ} \mathrm{C} / \mathrm{W}$ on a standard JEDEC 51-7 four-layer thermal test board. The maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ can be calculated by the following formula :
$P_{D(\text { MAX })}=\left(125^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right) /\left(31^{\circ} \mathrm{C} / \mathrm{W}\right)=3.22 \mathrm{~W}$ for WDFN-8L $3 \times 3$ package
$P_{D(\text { MAX })}=\left(125^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right) /\left(31^{\circ} \mathrm{C} / \mathrm{W}\right)=3.22 \mathrm{~W}$ for WDFN-8SL $3 \times 3$ package
$P_{D(\operatorname{MAX})}=\left(125^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right) /\left(28.5^{\circ} \mathrm{C} / \mathrm{W}\right)=3.51 \mathrm{~W}$ for WQFN-16L 4X4 package

The maximum power dissipation depends on the operating ambient temperature for fixed $\mathrm{T}_{\mathrm{J} \text { (MAX) }}$ and thermal resistance, $\theta_{\mathrm{JA}}$. The derating curve in Figure 1 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.


Figure 1. Derating Curve of Maximum Power Dissipation

## Layout Consideration

PCB layout is very important for designing power converter circuits. The following layout guidelines should be strictly followed for best performance of the RT9146/7.

- Place the power components as close to the IC as possible. The traces should be wide and short, especially for the high current loop.
- A series resistance may be needed at the output for some applications.
- Connect a $0.1 \mu \mathrm{~F}$ capacitor from VINx+ to ground and place it as close to the IC as possible for better performance.
- The exposed pad of the chip should be connected to a large PCB plane for maximum thermal consideration.


## Outline Dimension



21

DETAILA
Pin \#1 ID and Tie Bar Mark Options

Note : The configuration of the Pin \#1 identifier is optional, but must be located within the zone indicated.

| Symbol | Dimensions In Millimeters |  | Dimensions In Inches |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |  |  |  |  |
| A | 0.700 | 0.800 | 0.028 | 0.031 |  |  |  |  |
| A1 | 0.000 | 0.050 | 0.000 | 0.002 |  |  |  |  |
| A3 | 0.175 | 0.250 | 0.007 | 0.010 |  |  |  |  |
| b | 0.200 | 0.300 | 0.008 | 0.012 |  |  |  |  |
| D | 2.950 | 3.050 | 0.116 | 0.120 |  |  |  |  |
| D2 | 2.100 | 2.350 | 0.083 | 0.093 |  |  |  |  |
| E | 2.950 | 3.050 | 0.116 | 0.120 |  |  |  |  |
| E2 | 1.350 | 1.600 | 0.053 | 0.063 |  |  |  |  |
| e | 0.650 |  |  |  |  |  |  | 0.026 |
| L | 0.425 | 0.525 | 0.017 | 0.021 |  |  |  |  |

W-Type 8L DFN 3x3 Package


21
21

DETAILA
Pin \#1 ID and Tie Bar Mark Options
Note : The configuration of the Pin \#1 identifier is optional, but must be located within the zone indicated.

| Symbol | Dimensions In Millimeters |  | Dimensions In Inches |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. |  |  |  |  |
| A | 0.700 | 0.800 | 0.028 | 0.031 |  |  |  |  |
| A1 | 0.000 | 0.050 | 0.000 | 0.002 |  |  |  |  |
| A3 | 0.175 | 0.250 | 0.007 | 0.010 |  |  |  |  |
| b | 0.200 | 0.300 | 0.008 | 0.012 |  |  |  |  |
| D | 2.900 | 3.100 | 0.114 | 0.122 |  |  |  |  |
| D2 | 2.250 | 2.350 | 0.089 | 0.093 |  |  |  |  |
| E | 2.900 | 3.100 | 0.114 | 0.122 |  |  |  |  |
| E2 | 1.450 | 1.550 | 0.057 | 0.061 |  |  |  |  |
| e | 0.650 |  |  |  |  |  |  | 0.026 |
| L | 0.300 | 0.400 | 0.012 | 0.016 |  |  |  |  |

W-Type 8SL DFN 3x3 Package


Pin \#1 ID and Tie Bar Mark Options
Note : The configuration of the Pin \#1 identifier is optional, but must be located within the zone indicated.

| Symbol | Dimensions In Millimeters |  | Dimensions In Inches |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |  |  |  |  |
| A | 0.700 | 0.800 | 0.028 | 0.031 |  |  |  |  |
| A1 | 0.000 | 0.050 | 0.000 | 0.002 |  |  |  |  |
| A3 | 0.175 | 0.250 | 0.007 | 0.010 |  |  |  |  |
| b | 0.250 | 0.380 | 0.010 | 0.015 |  |  |  |  |
| D | 3.950 | 4.050 | 0.156 | 0.159 |  |  |  |  |
| D2 | 2.000 | 2.450 | 0.079 | 0.096 |  |  |  |  |
| E | 3.950 | 4.050 | 0.156 | 0.159 |  |  |  |  |
| E2 | 2.000 | 2.450 | 0.079 | 0.096 |  |  |  |  |
| e | 0.650 |  |  |  |  |  |  | 0.026 |
| L | 0.500 | 0.600 | 0.020 | 0.024 |  |  |  |  |

W-Type 16L QFN 4x4 Package

## Richtek Technology Corporation

5F, No. 20, Taiyuen Street, Chupei City
Hsinchu, Taiwan, R.O.C.
Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

