

Wireless Power Receiver Compliant with WPC

General Description

The RT1653 is a wireless power receiver compliant with WPC V1.2.4 standard. The RT1653 integrates a synchronous full-bridge rectifier, a low dropout regulator, and a Micro Controller Unit (MCU) for control and communication. The device receives AC power from a WPC compatible wireless transmitter and provides output power up to 15W, which could be used as a power supply for a charger of mobile or consumer devices.

The MCU-based controller can support bi-direction channel communication including Frequency Shift Keying (FSK) demodulation for power signal from the transmitter and Amplitude Shift Keying (ASK) modulation for power signal to the transmitter. The Foreign Object Detection (FOD) function is implemented in the RT1653, and this function is certified by WPC V1.2.4 standard. It communicates with the transmitter for the received power to determine if a foreign object is present within the magnetic interface. This provides a higher level of safety.

The RT1653 provides a programmable dynamic rectifier voltage control function to improve power efficiency, a programmable power management control for maximum power delivery, a programmable current limit for suitable load setting, a programmable temperature setting with external NTC for thermoregulation, and proper protection functions such as UVLO, OVP, and OTP.


Applications

- WPC Compliant Receivers
- Smart Phone
- Wireless Power Embedded Batteries
- Portable Media Players
- Hand-held Devices


Features

- Single-Chip WPC V1.2.4 Compliant Receiver
- Integrated Synchronous Rectifier Switch
 - ▶ Support Output Power up to 15W
 - ▶ High Rectifier Efficiency Up to 97%
 - ▶ High System Efficiency Up to 83%
 - ▶ Programmable Loading for Synchronous Rectifier Operation
- Programmable Dynamic Rectifier Voltage Control for Optimized Transient Response and Power Efficiency
- High Accurate Received Power Calculation for FOD Function
 - ▶ 12-bit ADC for Voltage/Current Measurement
 - ▶ Coil Power Loss Modeling for Optimized Compensation
 - ▶ Adaptive Power Offset Compensation
- Low Quiescent Embedded 32-bit ARM Cortex-M0 MCU
 - ▶ 32kB ROM/OTP, 1kB SRAM, 272B MTP and ROM 4kB (Boot Loader)
 - ▶ Easy Tuning for Communication and Control Parameters
- Support Bi-direction Channel Communication
 - ▶ FSK Demodulation for Power Signal from Wireless Power Transmitter
 - ▶ ASK Modulation for Power Signal to Wireless Power Transmitter
- Programmable Temperature Control
- Programmable Charge Status Packet
- Support Alignment with Transmitter
- Support Enable, Charge Complete and Fault Control Inputs
- Receiver Controlled EPT Packet
- Over-Current Limit
- Over-Voltage Protection
- Thermal Shutdown
- CSP 3.4mm x 3.2mm 56B (Pitch = 0.4mm)
- Low Profile (0.5mm Max.)

Simplified Application Circuit



Marking Information



RT1653WSC : Product Number
YMDNN : Date Code

Pin Configuration

(TOP VIEW)



WL-CSP-56B 3.4x3.2 (BSC)

Ordering Information

RT1653 ☐ Package Type
WSC : WL-CSP-56B 3.4x3.2 (BSC)

Note :

Richtek products are :


- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb-free soldering processes.

Functional Pin Description

Pin No.	Pin Name	I/O	Pin Function
A1	BOOT2	O	Bootstrap supply for driving the high-side FETs of synchronous rectifier. Connect a 10nF ceramic capacitor from BOOT1 to AC1 and from BOOT2 to AC2.
A8	BOOT1	O	
A2 to A7, E1, E8	PGND	--	These PGND pins should be connected to ground, and the ground shape should be larger for thermal heat sink.
B1 to B4	AC2	I	AC power input from receiver coil.
B5 to B8	AC1	I	
C1 to C8	RECT	O	Output of synchronous rectifier. Connect ceramic capacitors (10μF x 5) between this pin to PGND.
D1 to D8	OUT	O	Power output of regulator. Connect ceramic capacitors (10μF x 2) between this pin to PGND.
E2, E7	VSSA	--	Analog ground. This pin should be connected to ground plan directly by via.
E3	VDD1	O	Voltage supply for internal circuit (analog power 3.3V). Connect a 2.2μF ceramic capacitor between this pin and GND.
E4	VDD2	O	Voltage supply for internal circuit (digital power 3.3V). Connect a 2.2μF ceramic capacitor between this pin and GND.
E5	VDD3	O	Voltage supply for internal circuit (analog power 5.0V). Connect a 2.2μF ceramic capacitor between this pin and GND.

Pin No.	Pin Name	I/O	Pin Function
E6	VDD4	O	Voltage supply for internal circuit (digital power 1.8V). Connect a 2.2μF ceramic capacitor between this pin and GND.
F1	CLMP2	O	Open drain output for over-voltage clamp protection. Connect a 0.22μF ceramic capacitor between this pin to AC1/AC2. When the RECT voltage exceeds 14.5V, both switches will be turned on and the capacitors will act as a low impedance to protect the IC from damage.
F8	CLMP1	O	
F2	ADD	I	Adapter power detection input. Connect this pin to the adapter input. When a voltage is applied to this pin, wireless power is disabled and ADEN is pulled low. If not used, this pin should be connected to ground.
F3	TS	I	Temperature sense input. Connect a NTC between this pin and GND for temperature sensing. If the temperature sensing function is desired, connect a 33kΩ resistor to GND. Host side can control this pin to send end power transfer (EPT) to the transmitter: pull-low for EPT fault; pull-up for EPT termination.
F4	VSSD	--	Digital ground. This pin should be connected to ground plan directly by via.
F5	GPIO1	I/O	The purpose of GPIO1 is defined by customer. This pin can be set to input or output.
F6	SDA	I/O	I ² C compatible series-data input/output for internal register/MTP access.
F7	MODE1	I	Operation mode control input. These two pins are used to set power source operation mode. [MODE0, MODE1] = [0, 0]. Auto mode. Adapter power prior. [MODE0, MODE1] = [0, 1]. Wireless power mode. [MODE0, MODE1] = [1, 0]. Adapter power mode and OTG mode. [MODE0, MODE1] = [1, 1]. Disable both adapter and wireless powers.
G7	MODE0	I	
G1	COM2	O	Open-drain output for communication with transmitter. Connect through a capacitor to AC1/AC2 for capacitive load modulation.
G8	COM1	O	
G2	ADEN	O	Enable control output for external P-FET connecting ADD and OUT. This pin is pulled to the higher of OUT and ADD when turning off the external FET. This voltage tracks approximately 4V below ADD when voltage is present at ADD.
G3	CHG	O	Normal operation : Open-drain indicator. This pin will be pulled low when output regulator is enable. TX detection application : This pin is connected to AP to detect TX. If TX is presented, this pin will be pulled low.
G4	VSSP	--	Digital ground. This pin should be connected to ground plan directly by via.
G5	GPIO0	I/O	The purpose of GPIO0 is defined by customer. This pin can be set to input or output.
G6	SCL	I	I ² C compatible series-clock input for internal register/MTP access.

Functional Block Diagram



Operation

MCU Based Digital Circuit

The RT1653 is a SoC (System on Chip) produce, which contains system level feature to control the communication with power transmitter, power calculation and GPIO. The firmware can be programmed into OTP (One Time Programmable) memory, so that user can discuss the features with RICHTEK, and custom some functions and GPIO behavior. To flexibly control whole functions, this chip embedded a MTP (Multiple Time Programmable) memory to save various setting and parameters. The external host can real-time read some power information via I²C interface.

OVP (Over-Voltage Protection)

The OVP function using to protect the abnormal power signal to let the RT1653 damaged. Once the VRECT exceeds 14.5V, this block will drive the CLAMP MOS to avoid the over-voltage damage.

OTP (Over-Temperature Protection)

The OTP function shuts down the linear regulator operation when the junction temperature exceeds 150°C. Once the junction temperature cools down by around 20°C, the receiver will automatically resume operating.

Synchronous Rectifier Control

This block detect the zero-cross of the AC1 and AC2 voltage then control the high-side and low-side MOS of the rectifier. The RT1653 provide the Asynchronous, Half-synchronous and Full-synchronous control to optimize the rectifier efficiency.

Mode Control

Mode control is using for the default mode, wireless mode, adapter mode and disable mode selection.

Adapter Detection

In the default mode and adapter mode, adapter detection block control the ADEN pin to follow the VADD-5V to avoid the PMOS damaged.

FSK Decoder

This block analysis the frequency from the AC1 and AC2. This information can use for the FSK (Frequency Shift Key) decode to the WPC medium power standard. This information also can use for the power loss calculation of the resonant tank.

Packet Control

This block build up the WPC standard 2kHz bi-phase encoding scheme with the asynchronous serial format and the packet structure. This block control the open-drain MOS to achieve the ASK (Amplitude Shift Key) communication.

Absolute Maximum Ratings (Note 1)

- OUT, CHG ----- -0.3V to 20V
- AC1, AC2, RECT, COM1, COM2, CLMP1, CLMP2 (Note 2)----- -0.3V to 23V
- ADD, ADEN----- -0.3V to 30V
- BOOT1, BOOT2 ----- -0.3V to 26V
- VDD4 ----- -0.3V to 4V
- Other Pins----- -0.3V to 6V
- Input Current, AC1, AC2----- 2A (rms)
- Output Current, OUT ----- 2A
- Output Sink Current, CHG ----- 15mA
- Output Sink Current, COM1, COM2 ----- 1A
- Power Dissipation, P_D @ $T_A = 25^\circ\text{C}$
 WL-CSP-56B 3.4x3.2 (BSC)-----3.89W
- Package Thermal Resistance (Note 3)
 WL-CSP-56B 3.4x3.2 (BSC), θ_{JA} ----- 25.7°C/W
- Lead Temperature (Soldering, 10 sec.)----- 260°C
- Junction Temperature ----- 150°C
- Storage Temperature Range ----- -65°C to 150°C
- ESD Susceptibility (Note 4)
 HBM (Human Body Model) ----- 2kV

Recommended Operating Conditions (Note 5)

- Supply Input Voltage Range, RECT ----- 2.7V to 14.5V
- Input Current, RECT----- 1.8A
- Output Current, OUT ----- 1.8A
- Sink Current, ADEN ----- 1mA
- Sink Current, COM----- 500mA
- Ambient Temperature Range----- -40°C to 85°C
- Junction Temperature Range ----- -40°C to 125°C

Electrical Characteristics(T_A = 25°C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Input						
RECT Under-voltage Lockout Threshold	V _{RECT_UVLO}	V _{RECT} Rising : 0V → 3V	2.6	2.7	2.8	V
RECT UVLO Hysteresis		V _{RECT} Falling : 3V → 0V	190	250	310	mV

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
RECT Over-Voltage Threshold	V _{RECT_OVP}	V _{RECT} Rising : 13.5V → 15.5V	14	14.5	15	V
RECT Over-Voltage Hysteresis		V _{RECT} Falling : 15.5V → 13.5V	100	150	200	mV
Dynamic V _{RECT} Setting-1	V _{RECT_SET1}	(V _{RECT_SET1} = 8'hC8) (Note 6)	--	2	--	V
Dynamic V _{RECT} Setting-2	V _{RECT_SET2}	(V _{RECT_SET2} = 8'h96) (Note 6)	--	1.5	--	V
Dynamic V _{RECT} Setting-3	V _{RECT_SET3}	(V _{RECT_SET3} = 8'h32) (Note 6)	--	0.5	--	V
Dynamic V _{RECT} Setting-4	V _{RECT_SET4}	(V _{RECT_SET4} = 8'h1e) (Note 6)	--	0.3	--	V
I _{OUT} Hysteresis for Dynamic V _{RECT} Settings	I _{OUT_TH_HYS}	Output current < 400mA	--	20	--	mA
		Output current > 400mA	--	5	--	%
RECT Quiescent Current	I _Q		8	10	12	mA
Output Power Regulator						
OUT Regulation Voltage	V _{OUT_REG}	I _{OUT} = 1mA	4.95	5	5.05	V
		I _{OUT} = 1A	4.94	4.99	5.04	
		I _{OUT} = 1.5A	4.90	4.96	5.02	
Regulator Drop-out Voltage	V _{DROP}	V _{RECT} – V _{OUT} , I _{OUT} = 1A	50	100	150	mV
		V _{RECT} – V _{OUT} , I _{OUT} = 1.5A	100	150	200	
Output Current Limit	I _{OUT_LIMIT}	Programmable (Note 6)	0.1	--	2	A
Output Current Limit Tolerance		I _{OUT} = 2A	–10	--	10	%
OUT Reverse Leakage Current						
OUT Leakage Current	I _{OUT_LKG}	(mode0,mode1) = ('L','L')	20	30	40	μA
		(mode0,mode1) = ('L','H')	4	8	12	
		(mode0,mode1) = ('H','L')	10	20	30	
		(mode0,mode1) = ('H','H')	4	8	12	
Synchronous Rectifier						
Programmable I _{OUT} Threshold Range to Enable Half-Synchronous Rectifier	I _{SR_TH}	I _{OUT} Rising (Note 6)	50	--	500	mA
Programmable I _{OUT} Threshold Range to Enable Full-Synchronous Rectifier		I _{OUT} Rising (Note 6)	150	--	750	
Programmable I _{OUT} Hysteresis Range		I _{OUT} Falling (Note 6)	25	--	100	
Rectifier Diode Voltage in Asynchronous Mode	V _{DIODE}	I _{AC} -V _{RECT} = 250mA	0.5	0.65	0.8	V
TS Sense/Control Input						
TS Thermoregulation Threshold	V _{TS_REG}	V _{TS} Falling (TS_th = 8'h9DA) (Note 6)	--	474	--	mV

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Too-Hot Protection Threshold	V _{TS_HOT}	V _{TS} Falling (TS_hot = 8'h915) (Note 6)	--	277	--	mV
Too-Cold Protection Threshold	V _{TS_COLD}	V _{TS} Rising (TS_cold = 8'hfb2) (Note 6)	--	1.98	--	V
TS Output Current	I _{TS}		--	60	--	μA
Over-Temperature Protection						
Over-Temperature Protection Threshold	OTP	(Note 6)	--	150	--	°C
Over-Temperature Protection Hysteresis		(Note 6)	--	20	--	
CHG Indicator Output						
CHG Low-Level Output Voltage	V _{CHG_L}	I _{SINK} = 5mA	--	--	100	mV
CHG Leakage Current when disabled	I _{CHG_LKG}	V _{CHG} = 20V	--	--	1	μA
COM Outputs						
COM1, COM2 N-FET On-Resistance	R _{ON_COM}	V _{RECT} = 2.6V	0.6	0.9	1.2	Ω
COM1, COM2 Signaling Frequency	f _{COM}		1.92	2	2.08	kHz
COM1, COM2 Leakage Current	I _{COM_LKG}	V _{COM1} = V _{COM2} = 20V	--	--	1	μA
CLAMP Outputs						
CLMP1, CLMP2 N-FET On-Resistance	R _{ON_CLM}		0.5	0.75	1	Ω
Adapter Power Enable Control						
ADD Detection Voltage Threshold	V _{ADD}	V _{ADD} Rising : 0V → 5V	3	3.6	4	V
ADD Detection Voltage Hysteresis		V _{ADD} Falling : 5V → 0V	300	400	500	mV
ADD Input Leakage Current	I _{ADD_LKG}	V _{ADD} = 5V, V _{RECT} = 0V	20	40	60	μA
Pull-up Resistance from ADEN to OUT Pin when Adapter Mode is Disabled	R _{ADD}	V _{ADD} = 0V, V _{OUT} = 5V	200	275	350	Ω
ADD to ADEN Voltage when Adapter Mode is Enabled	V _{AD_EN}	V _{ADD} = 5V, V _{ADD} – V _{ADEN}	3	4.25	5	V
GPIO0/1 Input/Output						
GPIO Input Voltage (Logic-Low)	V _{IL}		0	--	0.8	V
GPIO Input Voltage (Logic-High)	V _{IH}		2	--	5	V
GPIO Output Voltage (Logic-Low)	V _{OL}		--	--	0.4	V
GPIO Output Voltage (Logic-High)	V _{OH}		2.6	3.3	3.6	V

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Received Power (WPC Related Measurements)						
Received Power Accuracy	P _{RX_AC}	I _{OUT} = 0A to 1A (Note 6)	--	--	0.25	W
I²C Compatible Interface (Note 5)						
Logic Input (SDA, SCL) Low Level	V _{SCL_L}		--	--	0.6	V
Logic Input (SDA, SCL) High Level	V _{SCL_H}		1.2	--	--	V
SCL Clock Frequency	f _{CLK}		10	--	400	kHz
Output Fall Time	t _{FL2COUT}		--	--	250	ns
Bus Free Time Between Stop/Start	t _{BUF}		1.3	--	--	μs
Hold Time Start Condition	t _{HD_STA}		0.6	--	--	μs
Setup Time for Start Condition	t _{SU_STA}		0.6	--	--	μs
SCL Low Time	t _{LOW}		1.3	--	--	μs
SCL High Time	t _{HIGH}		0.6	--	--	μs
Data Setup Time	t _{SU_DAT}		100	--	--	ns
Data Hold Time	t _{HD_DAT}		0	--	900	ns
Setup Time for Stop Condition	t _{SU_STO}		0.6	--	--	μs
Mode Control						
Logic Input (MODE0, MODE1) Low Level	V _{MODE_L}		--	--	0.6	V
Logic Input (MODE0, MODE1) High Level	V _{MODE_H}		1.2	--	--	V
Communication Interface						
FSK Modulation Frequency Change	f _{FSK}	f _{OP} = 175kHz (Note 6)	3	5	7	kHz

Note 1. Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Note 2. These test items are tested by pulse condition. The pulse patent which is 10% of duty cycle and 10ms width.


Note 3. θ_{JA} is measured under natural convection (still air) at T_A = 25°C with the component mounted on a high effective-thermal-conductivity four-layer test board on a JEDEC 51-7 thermal measurement standard.

Note 4. Devices are ESD sensitive. Handling precaution is recommended.

Note 5. The device is not guaranteed to function outside its operating conditions.

Note 6. Specification is guaranteed by design and correlation with statistical process control.

Typical Application Circuit









Note : The component value and the maximum voltage rating is based on the WPC standard transmitter and 5V adapter application. The customer should modify it depends on the different design and application.


Table 1. Below are recommended components information

Part Reference	Part Number	Description	Package	Manufacturer
C _{S1} to C _{S4}	GRM188R71H104KA93	0.1µF/50V/X7R	0603	MuRata
C _{CLAMP1} , C _{CLAMP2}	GRM188R71H224KAC4	0.22µF/50V/X7R	0603	MuRata
C _{COMM1} , C _{COMM2}	GRM188R71H223KA01	22nF/50V/X7R	0603	MuRata
R _{COMM1} , R _{COMM2}	CR-03FL6---56R	56Ω/0603	0603	Viking
C _{BOOT1} , C _{BOOT2}	GRM188R71H103JA01	10nF/50V/X7R	0603	MuRata
C _{VDD1} , C _{VDD2} , C _{VDD3} , C _{VDD4}	GRM188R71A225ME15	2.2µF/10V/X5R	0603	MuRata
C _{RECT1} to C _{RECT5}	GRM188R6YA106MA73	10µF/35V/X5R	0603	MuRata
C _{ADD}	GRM216R61E105KA12	1µF/25V/X5R	0805	MuRata
C _{OUT1} , C _{OUT2}	GRM188R61E106MA73	10µF/25V/X5R	0603	MuRata
R1	CR-03FL6---33k	33kΩ/1%	0603	Viking
NTC	NCP15WF104F03RC	100kΩ/(β = 4250k)	0603	MuRata


Typical Operating Characteristics




Start-Up with Loading




Load Transient Response




Load Transient Response




Synchronous Rectifier




Dynamic Rectifier Voltage




Communication




Battery Full Detection




Default Mode




Adapter Mode




Wireless Mode



Disable Mode



OTG Mode



Functional Description

Description of the Wireless Power System

A wireless power system is composed by a power transmitter with one or more primary coils and a power receiver in a mobile system. Power transmitter will transfer power via a DC-to-AC inverter to drive a strong-coupled inductor to power receiver in a mobile device.

The power transferred to power receiver is controlled by itself. The power receiver sends communication packets with control error voltage information to the power transmitter for power tracking. The bit rate of the communication link from receiver to transmitter is 2kbps.




Figure 1. Wireless Power System

Start-up

When the receiver is placed on the power pad, the receiver coil is inductively coupled to the magnetic flux generated by the coil in the power pad which consequently induces a voltage in the receiver coil. The internal synchronous rectifier feeds this voltage to the RECT pin which has the filter capacitor. The RT1653 communicates to the transmitter by switching on and off the COM FETs.

Power Transfer phases

There are 4 power transfer phases for the WPC V1.2.4.

- **Selection :** As soon as the Power Transmitter applies a Power Signal, the Power Receiver shall enter the selection phase.
- **Ping :** The power Receiver should send the Digital Ping Packet to power Transmitter then into next phase. If not, the system shall revert to the Selection phase. The power Receiver also can send the End Power transfer Packet to stop the power Transmitter.

- **Identification & Configuration** : In this phase, the Power Receiver identifies the revision of the System Description Wireless Power Transfer the Power Receiver complies and configuration information such as the maximum power that the Power Receiver intends to provide at its output. The Power Transmitter uses this information to create a Power Transfer Contract.

- **Power Transfer** : In this phase, the Power Transmitter continues to provide power to the Power Receiver. The power Receiver sends the Control Error Packet for adjusting the Primary Cell current. The Power Transmitter stops to provide power when the Received Power Packet is too low to trigger the FOD function or End Power Transfer Packet is sent from power Receiver.




Figure 2. WPC V1.2.4 Low Power Transfer Phases

Micro Controller Unit

Memory Map

The memory mapping of MCU can be divided into 3 blocks, Code, SRAM and Peripheral. Each region has its recommend usage, and the memory access behavior could depend on which memory region you are accessing to.

Code

The size of the code region is 32KB. It is primarily used to store program code, including the exception vector

table, which is a part of the program image. In OTP version of chip, the programmable user firmware will be stored in this area.

SRAM

The SRAM region starts from 0x2000_0000 and the total access size is 1KB. It's primarily used to store data, including stack.

Peripheral

There are 2 peripheral blocks in RT1653, MTP and peripheral registers. MTP (Multiple Time Programmable

Memory) is primarily used to save non-volatile user setting data and part of MTP store internal factory setting. User firmware can control some of chip hardware behavior via peripheral registers. It also could be an interface to communicate with external I²C via the registers.

0x0000_0000	ROM / OTP 32 KB	Code
0x0000_7FFF	reserved	
0x2000_0000	SRAM 1 KB	SRAM
0x2000_03FF	reserved	
0x4000_0000	MTP 272B	Peripheral
0x4000_01FF	reserved	
0x5000_0000	Peripheral Register	
0x5000_1FFF		

Figure 3. Memory Map

Programmable Dynamic Rectifier Voltage Control

The RT1653 provides a programmable Dynamic Rectifier Voltage Control function to optimize the transient response and power efficiency for applications. Table 2 and Figure 4 show an example to summarize how the rectifier behavior is dynamically adjusted based the registers $V_{RECT_SETx}[7:0]$ ($x = 1$ to 4), which are available to be programmed by users.

Table 2. Dynamic Rectifier Voltage Setting

Output Current, I_{OUT}	Rectifier Voltage Target
$< I_{OUT_TH1}$	V_{RECT_SET1}
I_{OUT_TH1} to I_{OUT_TH2}	V_{RECT_SET2}
I_{OUT_TH2} to I_{OUT_TH3}	V_{RECT_SET3}
$> I_{OUT_TH3}$	V_{RECT_SET4}




Figure 4. Dynamic Rectifier Voltage vs. Output Current

Thermal Management

The RT1653 provides an external device thermal management function with an external NTC thermistor and a resistor connected between TS pin and GND pin shown as Figure 5. User can use this function to control the temperature of the coil, battery or other device. An internal current source (60μA) is provided to the external NTC thermistor and generates a voltage at the TS pin. The TS voltage is detected and sent to the ADC converter for external device thermal manage control.




Figure 5. NTC Circuit for Device Temperature Detection and Thermoregulation

The thermal management function is shown as Figure 6. If the temperature is higher than Hot_temp or lower than Cold_temp threshold, the RT1653 will send the EPT to disable the power transfer. When the detected temperature increases and reaches the desired Regulation_temp, the RT1653 will decrease the current limit to reduce the output current to regulate the temperature. When the detected temperature is lower than the Regulation_temp, the current limit will increase to the default value. This function is shown as Figure 7.




Figure 6. Thermal Management Function




Figure 7. Thermoregulation Control

The NTC thermistor should be placed as close as possible to the device such as battery or mobile device. The recommended NTC thermistor is NCP15WF104F03RC (tolerance $\pm 1\%$, $\beta = 4250k$). The typical resistance of the NTC is $100k\Omega$ at $25^\circ C$. The recommended resistance for R_1 is $33k\Omega$ ($\pm 1\%$). The value of the NTC thermistor at the desired temperature can be estimated by the following equation.

$$R_{NTC_Reg} = R_0 e^{\beta \left(\frac{1}{T_{Reg}} - \frac{1}{T_0} \right)}$$

$$R_{reg} = \frac{R_1 \times R_{NTC_Reg}}{R_1 + R_{NTC_Reg}}$$

where T_{Reg} is the desired regulation temperature in degree Kelvin. R_0 is the nominal resistance at temperature T_0 and β is the temperature coefficient of the NTC thermistor. R_{eq} is the equivalent resistor of NTC thermistor in parallel with R_1 .

Figure 8 shows the equivalent resistance of the thermistor in parallel with R_1 resistor varies with operating temperature. Figure 9 shows the VTS voltage with operating temperature. Customer can select the desire temperature and calculate the mapping data by the following equation.

$$Data = (VTS/2 \times 1024)$$

If the thermal management function is not used ($R_{NTC} = \text{open}$), the resistor $R_1 = 33k\Omega$ must be connected between the TS and GND pins.




Figure 8. Equivalent Resistance for Temperature Sensing




Figure 9. Thermal Sensing Voltage

Communication

The RT1653 supports two communication modulations, Amplitude Shift Keying (ASK), Frequency Shift Keying (FSK), to communicate with the power transmitter. For ASK modulation, the RT1653 provides two integrated communication N-FETs which are connected to the COM1 and COM2 pins. These N-FETs are used for modulating the secondary load current which allows the RT1653 to communicate Control Error and configuration information to the transmitter. Figure 10 shows the RT1653 operating with capacitive load modulation. When the N-FETs are turned-on, there is effectively a capacitor connected between AC1 and AC2. The impedance seen by the coil will be reflected

in the primary as a change in current.




Figure 10. Capacitive Load Modulation

The RT1653 supports FSK demodulation to receive the power signal from the transmitter shown as Figure 11. The change in frequency between high and low states is dependent on the operating frequency. The power transmitter should modulate the power signal at specific times during the Negotiation phase to avoid interrupting communication packets from the receiver. The FSK modulation scheme should be compliant with WPC V1.2.4.




Figure 11. FSK Modulation Power Signal

Bit Encoding Scheme

According to WPC protocol, the RT1653 uses a differential bi-phase encoding scheme to modulate data bits onto the Power Signal. The internal clock signal has a frequency 2kHz. The Receiver shall encode a ONE bit using two transitions in the Power Signal, such that the first transition coincides with the rising edge of the clock signal, and the second transition coincides with the falling edge of the clock signal. The Receiver shall encode a ZERO bit using a single transition in the Power Signal, which coincides with the rising edge of the clock signal. Figure 12 shows an example of the differential bi-phase encoding.




Figure 12. Example of the Differential Bi-phase Encoding

End Power Transfer Packet (WPC Header 0x02)

The End Power Transfer (EPT) packet is a special command for the RT1653 to request the transmitter to terminate power transfer. Table 3 specifies the reasons coulomb and their responding data field value. The condition column corresponds to the values sent by the RT1653 for a given reason.

Table 3. End Power Transfer (EPT) packet

Reason	Value	Condition
Unknown	0x00	$V_{ADD} > 3.6V$
Charge Complete	0x01	From I ² C, MODE0 = High or $V_{TS} = \text{High}$
Internal Fault	0x02	$T_J > 150^{\circ}C$
Over-Temperature	0x03	$V_{TS} < V_{TS_HOT}$, $V_{TS} > V_{TS_COLD}$ or $V_{TS} = \text{Low}$
Over-Voltage	0x04	Not Sent
Over-Current	0x05	Not Sent
Battery Failure	0x06	From I ² C
Reconfigure	0x07	Not Sent
No Response	0x08	V_{RECT} target doesn't converge

Operation Mode Control

The RT1653 provides 2 input pins for operating mode control. Table 4 shows an example of operating mode control for wireless power and external adapter power. In default mode, both MODE0 and MODE1 are low, the wireless power is enabled and the adapter power has a higher priority. The wireless power is the normally operation. Once the adapter power is detected, the wireless power will be turned off and the ADEN will be pulled low to turn on the external switch for connecting the adapter power to system load. When the MODE1 is pulled to high, the adapter power will be turned off by the external switch and enters wireless mode to allow wireless power operation only. In adapter mode, the wireless power is turned off always and ADEN is pulled low to turn on external switch for adapter power. In this mode, it allows an external charger operating in USB OTG mode to connect the OUT pin to power the USB at ADD pin. If both MODE0 and MODE1 pins are pulled to high, the wireless power and adapter power are disabled.

Table 4. Operation Mode Control

Mode	MODE0	MODE1	Wireless Power	Adapter Power	OTG
Default	0	0	ON	ON(*)	OFF
Wireless	0	1	ON	OFF	OFF
Adapter	1	0	OFF	ON	Allowed
Disable	1	1	OFF	OFF	OFF

(*) Note : If both adapter power and wireless power are present, adapter power is given higher priority.

I²C Interface


The following table shows the RT1653 unique address as below.

RT1653 I ² C Slave Address			
MSB	LSB	R/W bit	R/W
010001	1	1/0	47/46


The I²C interface bus must be connect a resistor 2.2kΩ to power node and independent connection to processor, individually. The I²C timing diagrams are listed below.

Read and Write Function


Read single byte of data from Register




Read N bytes of data from Registers



Write single byte of data to Register



Write N bytes of data to Registers



□ Driven by Master, ■ Driven by Slave, [P] Stop, [S] Start, [Sr] Repeat Start

I²C Waveform Information




Table 5. RT1653 Register Definition

Address	MSB	LSB	Name	Description
0x02	7	7	Current limit flag	This bit is set to '1' if current limit is triggered.
	6	6	mode1	Mode1 pin status.
	5	5	mode0	Mode0 pin status.
	4	4	adpt_en	This bit is set to '1' if adapter is plugged in.
	3	3	ept_otp_en	This bit is set to '1' if OTP is occurred.
0x1E	7	4	dDSYH[3:0]	Half-sync threshold control bits
	3	0	dDSYF[3:0]	Full-sync threshold control bits
0x31	7	7	sENI2CLDO	This bit is used to enable dynamic Vo control.
	6	6	sENI2CILIM	This bit is used to enable dynamic current limit control.
0x32	7	0	VLDO[7:0]	This bit is used to control Vo if 0x31[7] is set to '1'. (unit : 48mV)
0x33	7	0	ILIM[7:0]	This bit is used to control Vo if 0x31[6] is set to '1'. (unit : 8mA)
0xD7	4	4	ADC_control	ADC_start
	3	0		ADC_Channel[3:0] 0000b : VRECT 0001b : IOUT 0010b : VOUT 0011b : VTS 0100b : VTJ
0xD8	7	0	ADC_data1	adc_result[7:0] VRECT (Unit : mV) IOUT (Unit : mA) VOUT (Unit : mV) VTS (Unit : mV) VTJ (Unit : 0.1°C)
0xD9	7	0	ADC_data2	adc_result[15:8] VRECT (Unit : mV) IOUT (Unit : mA) VOUT (Unit : mV) VTS (Unit : mV) VTJ (Unit : 0.1°C)
Battery Charger Setting (MTP setting)				
0x61	7	0	Current limit for constant current mode status	Unit : 8mA
0x7B	7	0	Current limit for pre-charge status	Unit : 8mA
0x7C	7	0	Current limit for short circuit status	Unit : 8mA
0x7D	7	0	Pre-charge threshold voltage	Unit : 20mV
0x7E	7	0	Short circuit protection threshold voltage	Unit : 20mV
0x7F	7	0	Full battery voltage setting	Unit : 20mV

Address	MSB	LSB	Name	Description
0x9A[1:0], 0x9B[7:0]	9	0	V _{RECT} setting for short and pre-charge status	Unit : 10mV
0x9A[3:2], 0x9C[7:0]	9	0	V _{RECT} setting for constant current mode	Unit : 10mV
0x9A[5:4], 0x9D[7:0]	7	0	V _{RECT} setting for full battery mode	Unit : 10mV
0xD3	7	0	termination current setting	Unit : 2mA

(14.5V typ.), the RT1653 turns on the N-FETs at

GPIO0/1 Interface

The RT1653 provides a programmable General Purpose Input/Output (GPIO0/1) pin. The GPIO0/1 can be used as an input or used as a status indicator for different application. Before use this GPIO0/1, user should discuss its functions with RICHTEK and then RICHTEK code its function into firmware.

The following list are shown the output port application.

- ▶ To control LED flashing when Rx position search
 - ▶ To indicate thermal regulation is active
 - ▶ To indicate battery is full or charging is complete
- GPIO0/1 can be programmed as input port, to connect external signal and inform MCU. For example,
- ▶ Enable/Disable the output
 - ▶ Enable the End Power Packet

Indicator Output

An open-drain output pin, CHG, is provided to indicate the status of wireless power receiver. The CHG pin can be connected to a LED for charge status indicator. When the output of the RT1653 is enabled, the open-drain N-FET at CHG pin will be pulled to low level.

Input Over-Voltage Protection

When the input voltage increases suddenly, the RT1653 adjusts voltage-control loop to maintain regulator output voltage and sends control error packets to the transmitter every 30ms until the input voltage comes back to the V_{RECT} target level (refer to Dynamic Rectifier Voltage Control Section). Once the V_{RECT} voltage exceeds its over-voltage threshold

CLMP1 and CLMP2 pins to shunt the input current through external capacitors. By the way the CLAMP function may affect the communication signal to let the Tx re-start up.

Over-Temperature Protection

The RT1653 provides an Over-Temperature Protection (OTP) feature to prevent excessive power dissipation from overheating the device. The OTP function shuts down the linear regulator operation when the junction temperature exceeds 150°C. Once the junction temperature cools down by around 20°C, the receiver will automatically resume operating.

Foreign Object Detection

The RT1653 is a WPC 1.2.4 compatible device. In order to enable a power transmitter to monitor the power loss across the interface as one of the possible methods to limit the temperature rise of foreign objects, the RT1653 reports its received power to the power transmitter. The received power equals the power that is available from the output of the power receiver plus any power that is lost in producing that output power (the power loss in the secondary coil and series resonant capacitor, the power loss in the shielding of the power receiver, the power loss in the rectifier). In WPC 1.2.4 specification, Foreign Object Detection (FOD) is enforced. This means the RT1653 will send received power information with known accuracy to the transmitter. The received power is sensed as the Figure 13.




Figure 13. Received Power Sensed

Battery Charge Complete Detection

The RT1653 supports battery charge complete detection function. A programmable charge complete current threshold and a programmable charge complete delay time are provided. This function can be used to send the Charge Status packet (0x05) to the transmitter for indicating a full charged status 100%. Note that this packet does not turn off the transmitter.

The charge complete current threshold is adjustable from 0mA to 255mA and the default value is 50mA. The charge complete time is also adjustable from 0 seconds to 2550 seconds and the default value is 180 seconds.

There are 3 operation modes when the charge complete status is detected. The first mode is to send a CS packet (0x05) to transmitter only. The CS packet does not turn off the transmitter. In the second mode, the RT1653 will send a CS packet (0x05) and an EPT packet to transmitter. In the third mode, the RT1653 will send a CS packet (0x05) and stop communication with the transmitter.




Figure 14. Battery Charge Complete Detection




Figure 15. Operation Modes of Charge Complete Detection

Receiver Coil and Resonant Capacitors

According to WPC specification, the dual resonant circuit of the power receiver comprises the receiver coil and capacitors C_S . The receiver coil design is related to system design. Coil shape, material, inductance and shielding need to be considered. Shielding provides protection from interference between wireless power system and mobile electronic device. The recommended coil self-inductance is between $8\mu\text{H}$ to $13\mu\text{H}$. The capacitance of the resonant capacitors can be calculated by the following equations.

$$C_S = \frac{1}{L'_S \times (2\pi f_S)^2}$$

In these equations, f_S is resonant frequency with typical value 100kHz ; and f_d is another resonant frequency with typical value 1000kHz . L'_S is coil self-inductance

when placed on the interface surface of a transmitter; and L_S is the self-inductance when placed away from the transmitter.

Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature $T_{J(\text{MAX})}$, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula :

$$P_{D(\text{MAX})} = (T_{J(\text{MAX})} - T_A) / \theta_{JA}$$

where $T_{J(\text{MAX})}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance, θ_{JA} , is highly package dependent. For a WL-CSP-56B 3.4x3.2 (BSC) package, the thermal resistance, θ_{JA} , is 25.7°C/W on a standard JEDEC 51-7 high effective-thermal-conductivity four-layer test board. The maximum power dissipation at $T_A = 25^\circ\text{C}$ can be calculated as below :

$P_{D(MAX)} = (125^\circ\text{C} - 25^\circ\text{C}) / (25.7^\circ\text{C/W}) = 3.89\text{W}$ for a WL-CSP-56B 3.4x3.2 (BSC) package.

The maximum power dissipation depends on the operating ambient temperature for the fixed $T_{J(MAX)}$ and the thermal resistance, θ_{JA} . The derating curves in Figure 16 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 16. Derating Curve of Maximum Power Dissipation

ADC Description and Guide Line

There are many ADC parameters are implemented and opened for user in the RT1653. In Table 5, 0xD7 is used to control ADC module, and ADC results are shown in 0xD8 (LSB) and 0xD9 (MSB). The ADC_Channel[3:0] should be selected. If the Channel is confirmed, then set ADC_Start to '1' for convert ADC. The ADC data are ready after ADC_Start is back to '0'. ADC_Start bit is used to "enable ADC Function" and "indicated ADC conversion status".

Layout Considerations

The PCB layout is an important step to maintain the high performance of the RT1653. Both the high current and the fast switching nodes demand full attention to the PCB layout to keep the robustness of the RT1653 through the PCB layout. Improper layout might lead to the symptoms of poor line or load regulation, ground and output voltage shifts, stability issues, unsatisfying EMI behavior or worsened efficiency. For the best performance of the RT1653, the following PCB layout guidelines must be strictly followed.

- ▶ Place the RECT and OUT's capacitors close to their pins respectively for good filtering.
- ▶ Connect the PGND to a strong ground plane for maximum thermal dissipation and noise protection. VSSD, VSSA and VSSP should be connected to GND plane by via directly.
- ▶ Place the VDD1 to VDD4's capacitors close to their pins respectively for good filtering.
- ▶ Place Boot's capacitors close to their pins respectively to avoid EMI noise.
- ▶ Place COM1 and COM2's capacitors close to their pins respectively and the placement should be symmetrical on PCB layout.
- ▶ Place CLMP1 and CLMP2's capacitors close to their pins respectively and the placement should be symmetrical on PCB layout.





Figure 17. PCB Layout Guide


Outline Dimension



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.500	0.600	0.020	0.024
A1	0.170	0.230	0.007	0.009
b	0.240	0.300	0.009	0.012
D	3.160	3.240	0.124	0.128
D1	2.400		0.094	
E	3.360	3.440	0.132	0.135
E1	2.800		0.110	
e	0.400		0.016	

56B WL-CSP 3.4x3.2 Package (BSC)

Footprint Information



Package	Number of Pin	Type	Footprint Dimension (mm)			Tolerance
			e	A	B	
WL-CSP3.4*3.2-56(BSC)	56	NSMD	0.400	0.240	0.340	±0.025
		SMD		0.270	0.240	

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City

Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2020 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.

www.richtek.com

DS1653-02 May 2020