







**RT1986** 

### 23V/5.5A Ideal Diode Protection Switch

### 1 General Description

The RT1986 provides an ideal diode reverse current blocking function with low forward voltage and an enable input for disconnection. The 3.4V to 23V input operating range and 5.5A continuous current rating make the RT1986 well suited for multi-port USB-C sink current applications. In addition, this part includes a 28V Absolute Maximum Rating (AMR), a 15A peak current rating (up to 10ms), undervoltage-lockout, overvoltage protection, and over-temperature protection.

An adjustable soft-start circuit sets the output voltage slew rate and manages inrush current into high capacitance loads. Short-circuit protection is provided during this period, while the integrated MOSFET provides a low forward voltage drop and high Safe Operating Area (SOA).

The RT1986 is available in a VDFN-12TL 3x3 package and can operate over -40°C to 125°C junction temperature.


### 2 Features

- 5.5A Continuous/15A Peak Current Capability
- Input Supply Voltage: 3.4V to 23V
- 20mΩ (typical) Ron
- Analog Ideal Diode Gate Control
  - Blocks Reverse Current
  - Avoids Switch Chatter
  - Enables Fast Power Swap
- Programmable Soft-Start
- Overvoltage Protection
- Over-Temperature Protection
- Start-Up Short-Circuit Protection
- Compliance with IEC 61000-4-2 and IEC 61000-4 5 Standards

### 3 Applications

- USB-C/Thunderbolt Sink Power Delivery
- Docking Stations
- Power ORing Applications

## 4 Simplified Application Circuit




September

RT1986 DS-02



## **5 Ordering Information**

## **6 Marking Information**





YF=: Product Code YMDAN: Date Code

#### Note 1.

Richtek products are Richtek Green Policy compliant and marked with <sup>(1)</sup> indicates compatible with the current requirements of IPC/JEDEC J-STD-020.

#### **Ideal Diode Protection Switch Selection Table**

Part Number	Input Supply Voltage	Continuous Current Capability	OVP Threshold	Package
RT1985	3.4V to 23V	8A	Fixed	VDFN-12TL 3x3
RT1986	3.4V to 23V	5.5A	Fixed	VDFN-12TL 3x3
RT1987	3.4V to 32V	8A	Programmable	VDFN-12T1L 3x3
RT1988	3.4V to 53V	8A	Programmable	VDFN-20TL 5.2x4



## **Table of Contents**


1	Gene	rai Description 1
2		res1
3		cations 1
4	Simpl	ified Application Circuit1
5	Order	ing Information2
6	Marki	ng Information2
7		onfiguration4
8	Funct	ional Pin Description4
9	Funct	ional Block Diagram5
10	Abso	ute Maximum Ratings 6
11		Ratings 6
12		mmended Operating Conditions 6
13	Electr	rical Characteristics7
14	Typic	al Application Circuit8
15		g Diagram 8
16	Typic	al Operating Characteristics9
17	-	ation13
	17.1	Enable (EN and UVLO)13
	17.2	Power Delivery and Soft-Start13
	17.3	Soft-Start Slew Rate Control14
	17.4	Fault Protection14
	17.5	Start-Up Short-Circuit Protection (SCP)14
	17.6	Ideal Diode True Reverse Current
		Blocking (TRCB)15
	17.7	Overvoltage Protection (OVP)15
	17.8	Over-Temperature Protection (OTP)15

18	Applic	cation Information	16
	18.1	Input Capacitor Selection	16
	18.2	Output Capacitor Selection	16
	18.3	Thermal Considerations	16
19	Outlin	e Dimension	18
20	Footp	rint Information	19
21	Packi	ng Information	20
	21.1	Tape and Reel Data	20
	21.2	Tape and Reel Packing	21
	21.3	Packing Material Anti-ESD Property	22
22	Datas	heet Revision History	



# 7 Pin Configuration






VDFN-12TL 3x3

## **8 Functional Pin Description**

Pin No.	Pin Name	Pin Function
1, 2	VOUT	Output voltage. Connect to the load.
3	DNC	Do Not Connect. Internally connected to the Exposed Pad (EXP).
4	CAP	Connect a 1nF capacitor to GND.
5	EN	Enable active high. Pull high to enable the ideal diode function. Pull low to disconnect VIN from VOUT.
6	GND	Ground.
7	SS	Soft-start input. Connect a capacitor, Css, from SS to GND to set the soft-start time.
8	FLTB	Open-drain fault indicator. Connect a pull-up resistor to a low-voltage supply. This pin pulls low if a fault condition is detected.
9, 10	VIN	Input voltage. Connect to a power input and bypass with a $10\mu F$ capacitor to GND.
11	DNC	Do Not Connect. Internally connected to VIN.
12	NC	No Connect.
13 (Exposed Pad)	EXP	Exposed pad. The exposed pad is electrically connected to the commondrain node of the internal power MOSFET and must be electrically isolated. For improved thermal performance, this pad should be soldered to a large electrically isolated pad and tied to as much copper (electrically isolated) as possible using many vias.



## 9 Functional Block Diagram





### 10 Absolute Maximum Ratings

(Note 2)

• VIN, VOUT, DNC to GND	0.3V to +28V
• EN, SS, FLTB to GND	0.3V to +6V
• CAP to GND	0.3V to +36V
• CAP to VIN	0.3V to +12V
• IEC 61000-4-5 at VIN no CAP	35V
• Power Dissipation, PD @ TA = 25°C	
VDFN-12TL 3x3	1.85W
• Package Thermal Resistance (Note 3)	
VDFN-12TL 3x3, θJA	53.98°C/W
VDFN-12TL 3x3, θJC	5.25°C/W
Lead Temperature (Soldering, 10 sec.)	260°C
Junction Temperature	150°C
Storage Temperature Range	65°C to 150°C

Note 2. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Note 3. θ<sub>JA</sub> is measured under natural convection (still air) at T<sub>A</sub> = 25°C with the component mounted on a high effectivethermal-conductivity four-layer test board on a JEDEC 51-7 thermal measurement standard.  $\theta_{JC}$  is measured at the bottom of the package.

### 11 ESD Ratings

(Note 4)

- HBM (Human Body Model) All Pins -----±4kV
- IEC 61000-4-2 at VIN and VOUT-----±8kV

Note 4. Devices are ESD sensitive. Handling precautions are recommended.

## 12 Recommended Operating Conditions

(Note 5)

Supply Input Voltage, VIN	· 3.4V to 23V
• EN, FLTB	· 0V to 5.5V
• CAP to VIN	· 0V to 5.5V
• SS	· 0V to 3V
• IVIN, IVOUT	· 0A to 5.5A
Peak IVIN, IVOUT for 10ms at 2% Duty Cycle	- 15A
Junction Temperature Range	-40°C to 125°C

Note 5. The device is not guaranteed to function outside its operating conditions.



### 13 Electrical Characteristics


 $T_A = T_J = 25^{\circ}C,\ V_{IN} = 20V,\ V_{EN} = 5V,\ C_{IN} = 10\mu\text{F},\ C_{OUT} = 10\mu\text{F},\ C_{SS} = 5.6n\text{F},\ unless otherwise noted}.$ 

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
General	•				•	•
Input Voltage Range	VIN		3.4		23	V
Input Undervoltage- Lockout	VIN_UVLO	VIN rising	3.0		3.35	V
UVLO Hysteresis	Vuvlo_Hys			250		mV
Input Quiescent Current	IQ	IOUT = 0A		500	750	μΑ
Input Shutdown Current	ISHDN	EN = 0V		32	70	μΑ
Output Leakage Current	lout_lk	Vout = 20V, Vin = 0V, EN = 0V		32	48	μА
Switch On Registance	RON_20V	VIN = 20V, IOUT = 1A ( <u>Note 6</u> )		20		mΩ
Switch On Resistance	Ron_5V	VIN = 5V, IOUT = 1A ( <u>Note 6</u> )		21		mΩ
Enable Input Rising Threshold	VEN_R	EN rising			1.4	V
Enable Input Falling Threshold	VEN_F	EN falling	0.6			V
Enable Input Pull-down Resistance	REN_PD	EN rising	475	730	985	kΩ
FLTB Pull-down Voltage	VFLTB_PD	IFLTB = -3mA			0.3	V
Input Overvoltage Protect	tion					
Overvoltage Protection Threshold	Vovp_r	VIN rising	23.1	24	25	V
Overvoltage Protection Blanking Time	tblk_ovp	Latch off. No restart.		512		μS
Ideal Diode (Reverse Cur	rent Blocking	3)				
Ideal Diode Forward Regulation Voltage	VFWD	VIN – VOUT		35		mV
Fast Reverse Current Threshold	VFRC	VIN – VOUT fast turn off		-50		mV
Fast Reverse Current Delay Time	tFRC			0.5		μS
<b>Dynamic Timing Charact</b>	eristics					
Turn-On Delay Time	tD_ON	From EN rising edge to VOUT reaching 10% of VIN		8		ms
Turn-On Rise Time	ton	VOUT from 10% to 90%		1.9		ms
Short-Circuit Protection Restart Time	tscp_rst	During soft-start		64		ms
Over-Temperature Protect	ction					
Over-Temperature Protection Threshold	Тотр	Temperature rising. System latches off.		140		°C
Start-Up Short-Circuit Pr	otection					
01 10: "5 : "		VIN – VOUT ≥ 18V, during soft-start		3		
Short-Circuit Protection Current Limit	ISCP	VIN – VOUT = 10V, during soft-start		10		Α
·		$VIN - VOUT \le 4V$ , during soft-start	13			

 $\textbf{Note 6.}\ R_{ON}$  is tested at 1A in test mode to bypass ideal diode regulation.



## 14 Typical Application Circuit



## 15 Timing Diagram




Figure 1. Turn-On Delay Time and Turn-On Rise Time







Figure 2. Overvoltage Protection





## 16 Typical Operating Characteristics
















RICHTEK




#### **Fast Reverse Current Blocking**




#### **Ideal Diode True Reverse Current Blocking**




#### **Overvoltage Protection**




### **Over Temperature Protection**




#### Start-Up Short-Circuit Protection





#### Start-Up Short-Circuit Protection Restart Time





















RICHTEK


RT1986\_DS-02



Ideal Diode Regulation Voltage vs. Output Current



Ideal Diode Regulation Voltage vs. Temperature





### 17 Operation

The RT1986 is a high-side protection device, which is particularly well suited for USB-C sink applications. Its ideal diode functionality and back-to-back integrated  $20m\Omega$  MOSFETs provide reverse current blocking and diode-OR power source sharing while programmable soft-start, overvoltage, over-temperature, and short-circuit protection features protect the system from faults. The 3.4 to 23V operating range aligns with USB-C voltage levels as well as other common power supplies. Unlike single MOSFET devices, the RT1986 completely isolates VIN and VOUT when disabled using the EN input.

#### 17.1 Enable (EN and UVLO)

The active high EN pin provides on/off control for the power path while the input undervoltage-lockout (UVLO) circuit monitors the input voltage (VIN). When VIN > VIN\_UVLO (typically 3.175V), driving EN above VEN\_R (1.4V max) turns on the power path. The timing diagram is shown in <u>Figure 1</u>. Assuming no other faults – such as OVP or OTP – VOUT will start to ramp after tD\_ON (typically 8ms). VOUT ramps up to VIN with a 10% to 90% rise time of approximately ton, as set by Css. See the <u>Soft-Start Slew Rate Control</u> section for more information.

Driving EN below  $V_{EN_F}$  (0.6Vmin) disables the power path and puts the RT1986 in a low quiescent current state, drawing just ISHDN (typically 32 $\mu$ A). A low input voltage (VIN <  $V_{IN_UVLO}$  –  $V_{UVLO_HYS}$ , typically 2.925V) also disables the power path.

#### 17.2 Power Delivery and Soft-Start

When an input voltage is first applied to the RT1986, the voltage at VOUT ramps up linearly with a slope determined by the SS pin capacitance. During this time, which is typically a few milliseconds, the RT1986 has high internal MOSFET stress with a power dissipation equal to (VIN – VOUT) x IOUT, where IOUT is the sum of the system load current and the current required to charge the output capacitance. The internal power dissipation is calculated as follows:

Power = 
$$(VIN - VOUT) \times IOUT = (VIN - VOUT) \times \left(ISYS + \frac{dVOUT}{dt} \times COUT\right)$$

Where ISYS is the system load current and C<sub>OUT</sub> is the output capacitance. The internal MOSFET ability to survive this high-power scenario depends on the FET safe operating area (SOA) as well as the thermal performance of the package – with a soft-start time of just a few milliseconds, the thermal performance of the PCB does not play a significant role. Refer to the <u>Application Information</u> section for example calculations and SOA curves to help determine an appropriate soft-start time for a given application.




Figure 3. Soft-Start Power Dissipation

RICHTEK



When the soft-start ramp is complete, the internal power device switches completely on (provided ISYS x Ron > V<sub>FWD</sub>) and acts like a resistor with resistance Ron. Because of the low differential voltage between VIN and VOUT, the power dissipation during this mode is considerably lower than during soft-start. Careful PCB layout consideration of thermal performance, combined with the low on-resistance of the internal power device, will ensure maximum system efficiency and minimal heat generation.

#### 17.3 Soft-Start Slew Rate Control

When the RT1986 is first enabled, the soft-start function limits the rate of rise on the internal gate of the power device to control the VOUT ramp and limit inrush current. An external capacitor, Css, on the SS pin programs the 10% to 90% ramp time, ton, as follows:

$$t_{ON} = \frac{VIN}{24} x \left( \frac{C_{SS}}{0.0023} - 100 \right)$$

With Css in nF and ton in μs. To calculate Css:

$$C_{SS} = \frac{t_{ON}}{18.1 \text{xVIN}} + 0.23$$

#### 17.4 Fault Protection

The RT1986 provides protection against reverse current (TRCB), overvoltage (OVP), overtemperature (OTP), and short-circuit (SCP) faults. When the device is first enabled, if any of the following conditions exist, the internal power MOSFET will not turn on:

- 1. VIN VOUT < VFRC (typically -50mV)
- 2. VIN > VOVP R (typically 24V)
- 3. TDIE > TOTP (typically 140°C)

Note that a TRCB condition prevents the power device from turning on but does not result in a fault indication. The RT1986 continuously monitors these conditions to determine when to allow the power path to be enabled. See Table 1 for more information.

Table 1. Fault Response to Protection Features

Protection	Fault Response	FLTB Status
Reverse Current (TRCB)	Auto-restart without soft-start at fault removal	High Impedance
Overvoltage Protection (OVP)	Latch-off	Low
Over-Temperature Protection (OTP)	Latch-off	Low
Start-Up Short-Circuit Protection (SCP)	Auto-restart after tscp_RsT (typically 64 ms)	High Impedance

### 17.5 Start-Up Short-Circuit Protection (SCP)

During the soft-start ramp (ton), the RT1986 monitors for short-circuit faults. If the output current, IOUT, exceeds ISCP during the soft-start ramp, the internal MOSFET will turn off. To maximize the power handling capability of the internal MOSFET within SOA, ISCP varies with VIN - VOUT. When the output voltage begins to start up, the initial value of the current limit is 3A. As the output voltage rises above 2V, the current limit starts to increase, with its value inversely proportional to VIN - VOUT, as shown in Figure 4. A fixed timer is set to disable the power path if the inrush current is continuously clamped by the short-circuit current limit for 380µs. The timer resets if the inrush current drops below the current limit. In the case of an output short-circuit, the RT1986 will disable the power



path by turning off the internal MOSFET when the 380µs timer elapses. After tscp\_Rst (typically 64ms), the autoretry mode will enable the power path and try to start up again. Both the SCP current limit and shutdown functions are disabled after ton (when the soft-start completes and the internal MOSFET is fully enhanced). Large output capacitors may require a longer soft-start time.




Figure 4. Short-Circuit Protection

#### 17.6 Ideal Diode True Reverse Current Blocking (TRCB)

When the power path is enabled, the ideal diode control circuitry attempts to regulate VIN - VOUT = VFWD (typically 35 mV). Provided that  $IOUT \times RON < VFWD$ , the drive circuitry adjusts the internal gate drive to maintain this differential voltage. If the load current increases such that  $IOUT \times RON > VFWD$ , then the internal MOSFET is fully enhanced, and the VIN to VOUT voltage is determined by the load current and RON. If VIN decreases (or VOUT increases) such that VIN - VOUT falls to less than VFWD, the ideal diode gate drive will force the internal MOSFET off. The ideal diode control circuitry is designed to accommodate relatively slow changes in load conditions. In the case of a fast transient, the RT1986 includes a fast reverse current comparator that trips within VFRC (typically about VFRC (typically VFRC)

#### 17.7 Overvoltage Protection (OVP)

The OVP circuit monitors the input voltage (VIN) for an overvoltage event to protect downstream loads. When the RT1986 detects an overvoltage event, the resulting behavior depends on the current state of the power path. If the power path is on, the internal power device will be switched off after the OVP blanking time (tblk\_OVP – typically 512µs). If the power path is off, OVP will prevent the internal power device from being turned on. In both cases, the FLTB pin is pulled low, indicating a fault condition. The RT1986 can be re-enabled by toggling the EN pin or cycling the input power supply.

#### 17.8 Over-Temperature Protection (OTP)

If the RT1986 die temperature reaches 140°C, the power path is disabled. Toggle the EN pin or cycle the input power to re-enable the part.



## 18 Application Information

(Note 7)

#### 18.1 Input Capacitor Selection

A quality input capacitor provides a low impedance at high frequency to reduce input voltage transients, supply fast load transients, and reduce high-frequency noise. A  $10\mu F$  ceramic input capacitor is recommended and should be placed as close to the VIN and GND pins as possible.

#### 18.2 Output Capacitor Selection

While the RT1986 does not require a specific amount of output capacitance, the user should choose enough low ESR output capacitance to minimize high-frequency output voltage transients due to dynamic loads.

#### 18.3 Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature T<sub>J(MAX)</sub>, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

$$PD(MAX) = (TJ(MAX) - TA) / \theta JA$$

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance,  $\theta_{JA}$ , is highly package dependent. For a VDFN-12TL 3x3 package, the thermal resistance,  $\theta_{JA}$ , is 53.98°C/W on a standard JEDEC 51-7 high effective-thermal-conductivity four-layer test board. The maximum power dissipation at  $T_A = 25$ °C can be calculated as follows:

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (53.98^{\circ}C/W) = 1.85W$  for a VDFN-12TL 3x3 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed  $T_{J(MAX)}$  and the thermal resistance,  $\theta_{JA}$ . The derating curve in <u>Figure 5</u> allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 5. Derating Curve of Maximum Power Dissipation




Note 7. The information provided in this section is for reference only. The customer is solely responsible for the designing, validating, and testing your product incorporating Richtek's product and ensure such product meets applicable standards and any safety, security, or other requirements.

Copyright © 2025 Richtek Technology Corporation. All rights reserved.

**RICHTEK** is a registered trademark of Richtek Technology Corporation.



## **19 Outline Dimension**




Symbol	Dimensions	n Millimeters	Dimension	s In Inches	
Symbol	Min	Max	Min	Max	
Α	0.800	1.000	0.031	0.039	
A1	0.000	0.050	0.000	0.002	
А3	0.175	0.250	0.007	0.010	
b	0.200	0.300	0.008	0.012	
b1	0.700	0.800	0.028	0.031	
D	2.950	3.050	0.116	0.120	
D2	2.450	2.550	0.096	0.100	
E	2.950	3.050	0.116	0.120	
E2	1.450	1.550	0.057	0.061	
е	0.5	500	0.020		
L	0.350	0.450	0.014	0.018	
L1	0.200	0.300	0.008	0.012	

V-Type 12TL DFN 3x3 Package



## 20 Footprint Information





Package	Number of		Footprint Dimension (mm)								Tolerance		
	Pins	Р	Α	В	С	C1	D	D1	Sx	Sy	М		
	V/W/U/XDFN3x3-12T	12	0.500	3.800	2.100	0.850	0.550	0.250	0.750	2.500	1.500	2.750	±0.05




## 21 Packing Information


### 21.1 Tape and Reel Data







Package Type	Tape Size	Pocket Pitch	Reel Si	ze (A)	Units	Trailer	Leader	Reel Width (W2)
	(W1) (mm)	(P) (mm)	(mm)	(in)	per Reel	(mm)	(mm)	Min./Max. (mm)
(V, W) QFN/DFN 3x3	12	8	330	13	2,500	160	600	12.4/14.4



C, D, and K are determined by component size. The clearance between the components and the cavity is as follows:

- For 12mm carrier tape: 0.5mm max.

Tana Siza	W1	F	0	E	3	F		Ø٦		K		Н
Tape Size	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.
12mm	12.3mm	7.9mm	8.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	1.0mm	1.3mm	0.6mm



### 21.2 Tape and Reel Packing

Step	Photo/Description	Step	Photo/Description
1	Reel 13"	4	1 reel per inner box Box G
2		5	
3	HIC & Desiccant (2 Unit) inside  Caution label is on backside of Al bag	6	Outer box Carton A

Container	Reel		Вох			Carton		
Package	Size	Units	Item	Reels	Units	Item	Boxes	Units
(V, W) QFN/DFN 3x3	13"	2,500	Box G	1	2,500	Carton A	6	15,000



#### 21.3 Packing Material Anti-ESD Property

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
$\Omega$ /cm <sup>2</sup>	10 <sup>4</sup> to 10 <sup>11</sup>					

## **Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2025 Richtek Technology Corporation. All rights reserved.

RICHTEK is a registered trademark of Richtek Technology Corporation.



22 Datasheet Revision History

Version	Date	Description
00	2024/9/2	Final
01	2024/10/17	Packing Information - Modify Tape Size
02	2025/9/2	Ordering Information Typical Operating Characteristics Application Information