









## RT2853A/RT2853B

# 18V, 3A, 650kHz, ACOT® Synchronous Buck Converter

## 1 General Description

The RT2853A/RT2853B is a high-performance 650kHz 3A buck regulator with internal power switches and synchronous rectifiers. It features a quick transient response using its Advanced Constant On-Time (ACOT®) control architecture that provides stable operation with small ceramic output capacitors and without complicated external compensation, among other benefits. The input voltage range is from 4.5V to 18V and the output is adjustable from 0.765V to 7V.

The proprietary ACOT<sup>®</sup> control improves upon other fast-response constant on-time architectures, achieving nearly constant switching frequency over line, load, and output voltage ranges. Since there is no internal clock, response to transients is nearly instantaneous and the inductor current can ramp quickly to maintain output regulation without large bulk output capacitance. The RT2853A/RT2853B is stable and optimized for ceramic output capacitors.

With internal  $110m\Omega$  switches and  $30m\Omega$  synchronous rectifiers, the RT2853A/RT2853B displays excellent efficiency and good behavior across a range of applications, especially for low output voltages and low duty cycles. Cycle-by-cycle current limit, input undervoltage-lockout, externally-adjustable soft-start, output undervoltage and overvoltage protections, and over-temperature protection provide safe and smooth operation in all operating conditions.

The RT2853A/RT2853B is available in a WQFN-16L 3x3 package, with exposed thermal pads. The recommended junction temperature range is -40°C to 125°C, and the ambient temperature range is -40°C to 85°C.


### 2 Features

- Fast Transient Response
- Steady 650kHz Switching Frequency
- Enhanced Efficiency at Light Load (RT2853A)
- Advanced Constant On-Time (ACOT<sup>®</sup>) Control
- Optimized for Ceramic Output Capacitors
- 4.5V to 18V Input Voltage Range
- Internal 110m $\Omega$  Switch and 30m $\Omega$  Synchronous Rectifier
- 0.765V to 7V Adjustable Output Voltage
- Externally-Adjustable, Pre-Biased Compatible Soft-Start
- Cycle-by-Cycle Current Limit
- Optional Output Discharge Function
- Output Overvoltage and Undervoltage Shutdown
  - Latched (RT2853ALGQW/RT2853BLGQW Only)
  - With Hiccup Mode (RT2853AHGQW/ RT2853BHGQW Only)

## 3 Applications

- Industrial and Commercial Low Power Systems
- Computer Peripherals
- LCD Monitors and TVs
- Point of Load Regulation for High-Performance DSPs, FPGAs, and ASICs

#### Fast-Transient Response



RICHTEK


July

2025


RT2853A RT2853B DS-07



# 4 Simplified Application Circuit



## **5 Ordering Information**




#### Note 1.

- Marked with (1) indicated: Compatible with the current requirements of IPC/JEDEC J-STD-020.
- Marked with (2) indicated: Richtek products are Richtek Green Policy compliant.

## 6 Marking Information

### RT2853AHGQW



2K=: Product Code YMDNN: Date Code

#### RT2853ALGQW



2J=: Product Code YMDNN : Date Code

### RT2853BHGQW



2H=: Product Code YMDNN: Date Code

### RT2853BLGQW



2G=: Product Code YMDNN: Date Code



## **Table of Contents**


1		al Description	
2		'es	
3	Applic	ations	1
4	Simpli	fied Application Circuit	2
5	Orderi	ng Information	2
6	Markir	ng Information	2
7	Pin Co	onfiguration	4
8		onal Pin Description	
9	Functi	onal Block Diagram	5
10	Absol	ute Maximum Ratings	6
11	Recon	nmended Operating Conditions	6
12	Electri	ical Characteristics	7
13	Typica	l Application Circuit	9
14	Typica	Il Operating Characteristics	10
15	Opera	tion	14
	15.1	Constant On-Time (COT) Control	14
	15.2	ACOT®Control Architecture	14
	15.3	ACOT <sup>®</sup> One-shot Operation	15
	15.4	Discontinuous Operating Mode	
		(RT2853A Only)	
	15.5	Current Limit	_
	15.6	Hiccup Mode	
	15.7	Latch-Off Mode	
	15.8	Input Undervoltage Lock-out	16
	15.9	Shut-down, Start-up and Enable (EN)	
	15.10	Soft-Start (SS)	
	15.11	PG Comparator	17
	15.12	External Bootstrap Capacitor	17
	15.13	Over-temperature Protection	17
	15.14	Output Discharge Control	17
	15.15	OVP/UVP Protection	17

16	Desig	n Procedure	18
	16.1	Inductor Selection	18
	16.2	Input Capacitor Selection	19
	16.3	Output Capacitor Selection	19
	16.4	Output Ripple	19
	16.5	Output Transient Undershoot and	
		Overshoot	19
	16.6	Output Capacitors Stability Criteria	21
	16.7	Feed-forward Capacitor (C3)	
17	Appli	cation Information	
	17.1	Soft-Start (SS)	
	17.2	Enable Operation (EN)	23
	17.3	Output Voltage Setting	24
	17.4	Undervoltage Lockout Protection	
	17.5	External BOOT Bootstrap Diode	
	17.6	Thermal Considerations	
	17.7	Layout Considerations	
18	Outlin	ne Dimension	
19	Footp	rint Information	29
20	Packi	ng Information	30
	20.1	Tape and Reel Data	30
	20.2	Tape and Reel Packing	31
	20.3		
21	Datas	heet Revision History	



## 7 Pin Configuration

(TOP VIEW)




WQFN-16L 3x3

# 8 Functional Pin Description

Pin No.	Pin Name	Pin Function
1	FB	Feedback Input Voltage. Connect FB to the midpoint of the external feedback resistive divider to sense the output voltage. Place the resistive divider within 5mm from the FB pin. The IC regulates V <sub>FB</sub> at 0.765V (typical).
2	VREG5	Internal Regulator Output. Connect a $1\mu\text{F}$ capacitor to GND to stabilize the output voltage.
3	SS	Soft-Start Control. Connect an external capacitor between this pin and GND to set the soft-start time.
4	GND	Ground.
5	PG	Open Drain Power-Good Output. PG connects to VREG5 through a pull-up resistor.
6	EN	Enable Control Input. A logic-high enables the converter; a logic-low forces the IC into shutdown mode, reducing the supply current to less than 10μA.
7, 8, 17 (Exposed pad)	PGND	Power Ground. PGND connects to the source of the internal N-channel MOSFET synchronous rectifier and to other power ground nodes of the IC. The exposed pad and the two PGND pins should be well soldered to the input and output capacitors and to a large PCB area for good power dissipation.
9, 10, 11	SW	Switching Node. SW is the source of the internal N-channel MOSFET switch and the drain of the internal N-Channel MOSFET synchronous rectifier. Connect SW to the inductor with a wide, short PCB trace and minimize its area to reduce EMI.
12	воот	Bootstrap Supply for High-Side Gate Driver. Connect a $0.1\mu F$ capacitor between BOOT and SW to power the internal gate driver.
13, 14	VIN	Power Input. The input voltage range is from 4.5V to 18V. Must bypass with suitably large (≥10μF x 2) ceramic capacitors at this pin.
15	VCC	Internal Linear Regulator Supply Input. VCC supplies power for the internal linear regulator that powers the IC. Connect VIN to the input voltage and bypass to ground with a $0.1\mu F$ ceramic capacitor.
16	VS	Optional Output Voltage Discharge Connection. The open drain output connects to ground when the device is disabled. If the output voltage discharge is desired, connect VS to the output voltage.



## 9 Functional Block Diagram





## 10 Absolute Maximum Ratings

(Note 2)

Supply Voltage, VIN, VCC	-0.3V to 21V
Switch Voltage, SW	-0.8V to (V <sub>VIN</sub> + 0.3V)
< 10ns	-5V to 25V
BOOT to SW	-0.3V to 6V
VREG5 to VIN or VCC	-18V to 0.3V
Other Pins Voltage	-0.3V to 21V
<ul> <li>Power Dissipation, P<sub>D</sub> @ T<sub>A</sub> = 25°C</li> </ul>	
WQFN-16L 3x3	· 2.1W
Package Thermal Resistance (Note 3)	
WQFN-16L 3x3, $\theta$ JA	47.4°C/W
WQFN-16L 3x3, $\theta$ JC	7.5°C/W
Lead Temperature (Soldering, 10 sec.)	- 260°C
Junction Temperature	-150°C
Storage Temperature Range	-65°C to 150°C
• ESD Susceptibility (Note 4)	
HBM (Human Body Model)	· 2kV

- Note 2. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 3. θJA is measured under natural convection (still air) at TA = 25°C with the component mounted on a high effectivethermal-conductivity four-layer test board on a JEDEC 51-7 thermal measurement standard. θ<sub>JC</sub> is measured at the bottom of the package.

Note 4. Devices are ESD sensitive. Handling precautions are recommended.

## 11 Recommended Operating Conditions

(Note 5)

• Supply Voltage, VIN ------ 4.5V to 18V 

Note 5. The device is not guaranteed to function outside its operating conditions.



## 12 Electrical Characteristics

( $V_{IN}$  = 12V,  $T_A$  = -40°C to 85°C, unless otherwise specified.)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Supply Current			1	•		
Shutdown Current	I <sub>SHDN</sub>	T <sub>A</sub> = 25°C, V <sub>EN</sub> = 0V		1	10	μА
Quiescent Current	IQ	$T_A = 25^{\circ}C$ , $V_{EN} = 5V$ , $V_{FB} = 0.8V$		1	1.3	mA
Logic Threshold						
EN Input Voltage Rising Threshold	V <sub>EN_R</sub>		2		18	V
EN Input Voltage Falling Threshold	V <sub>EN_F</sub>				0.4	V
V <sub>FB</sub> Voltage and Discharge	Resistance		<del></del>			
Feedback Threshold Voltage	V <sub>FB</sub>	T <sub>A</sub> = 25°C	0.757	0.765	0.773	V
	I <sub>FB</sub>	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	0.755		0.775	
Feedback Input Current	R <sub>DIS</sub>	V <sub>FB</sub> = 0.8V, T <sub>A</sub> = 25°C		0.01	400	μΑ
VS Discharge Resistance	TOIS	$V_{EN} = 0V, V_{S} = 0.5V$		50	100	Ω
V <sub>REG5</sub> Output			<u> </u>	<u> </u>		
V <sub>REG5</sub> Output Voltage	V <sub>REG5</sub>	$T_A = 25^{\circ}C, 6V \le V_{IN} \le 18V, 0 < I_{VREG5} < 5mA$	4.8	5.1	5.4	V
Line Regulation		$6V \le V_{IN} \le 18V$ , $I_{VREG5} = 5mA$			20	mV
Load Regulation		0 < I <sub>VREG5</sub> < 5mA			100	mV
Output Current	I <sub>VREG5</sub>	V <sub>IN</sub> = 6V, V <sub>REG5</sub> = 4V, T <sub>A</sub> = 25°C		70		mA
R <sub>DSON</sub>						
On-Resistance of High-Side MOSFET	RDSON_H	$T_A = 25^{\circ}C (V_{BOOT} - V_{SW}) = 5.5V$		110		mΩ
On-Resistance of Low-Side MOSFET	RDSON_L	T <sub>A</sub> = 25°C		30		mΩ
<b>Current Limit</b>						
Current Limit	ILIM		4	4.5	6	Α
Over-Temperature Protecti	on					
Over-Temperature Protection Threshold	T <sub>OTP</sub>	Shutdown Temperature		150		°C
Over-Temperature Protection Hysteresis	ΔΤΟΤΡ			20		
On-Time Timer Control						
On-Time	ton	V <sub>OUT</sub> = 1.05V		135		ns
Minimum Off-Time	toff(MIN)	V <sub>FB</sub> = 0.7V, T <sub>A</sub> = 25°C		260	310	ns
Soft-Start						
SS Charge Current		$V_{SS} = 0V$	1.4	2	2.6	μА
SS Discharge Current		V <sub>SS</sub> = 0.5V	0.1	0.2		mA
UVLO						
UVLO Threshold		Wake Up V <sub>REG5</sub>	3.6	3.85	4.1	.,
Hysteresis			0.13	0.35	0.47	V

# RT2853A/RT2853B



Parameter	Symbol	Symbol Test Conditions			Max	Unit
Power Good						
DC Threehold		V <sub>FB</sub> Rising	85	90	95	0/
PG Threshold		V <sub>FB</sub> Falling		85		%
PG Sink Current		PG = 0.5V	2.5	5		mA
Output Undervoltage and C	Overvoltage F	Protection				
OVP Trip Threshold		OVP Detect	115	120	125	%
OVP Prop Delay				5		μS
UVP Trip Threshold			65	70	75	0/
UVP Hysteresis				10		%
UVP Prop Delay				250		μS
UVP Enable Delay	tuvpen	Relative to Soft-Start Time		tss x 1.7		ms



## 13 Typical Application Circuit





Table 1. Suggested Component Values (VIN = 12V)


Vout (V)	R1 (kΩ)	<b>R2 (k</b> Ω)	C3 (pF)	<b>L1 (μH)</b>	<b>C7 (μF)</b>
1	6.81	22.1		1	22 to 68
1.05	8.25	22.1		1	22 to 68
1.2	12.7	22.1		1	22 to 68
1.8	30.1	22.1	5 to 22	1.5	22 to 68
2.5	49.9	22.1	5 to 22	2.2	22 to 68
3.3	73.2	22.1	5 to 22	2.2	22 to 68
5	124	22.1	5 to 22	3.3	22 to 68
7	180	22.1	5 to 22	3.3	22 to 68


July 2025





## 14 Typical Operating Characteristics





























































## 15 Operation

The RT2853A/RT2853B is a high-performance 650kHz 3A buck regulator with internal power switches and synchronous rectifiers. It features an Advanced Constant On-Time (ACOT<sup>®</sup>) control architecture that provides stable operation with ceramic output capacitors without complicated external compensation, among other benefits. The input voltage range is from 4.5V to 18V and the output is adjustable from 0.765V to 7V.

The proprietary ACOT<sup>®</sup> control scheme improves upon other constant on-time architectures by achieving nearly constant switching frequency over line, load, and output voltage ranges. The RT2853A/RT2853B is optimized for ceramic output capacitors. Since there is no internal clock, the response to transients is nearly instantaneous and the inductor current can ramp quickly to maintain output regulation without large bulk output capacitance.

#### 15.1 **Constant On-Time (COT) Control**

At the core of any COT architecture is the on-time one-shot. Each on-time is a pre-determined, "fixed" period that is triggered by a feedback comparator. This robust arrangement has high noise immunity and is ideal for low duty cycle applications. After the on-time one-shot period, there is a minimum off-time period before any further regulation decisions can be considered. This arrangement avoids the need to make any decisions during the noisy time periods just after switching events, when the switching node (SW) rises or falls. Because there is no fixed clock, the highside switch can turn on almost immediately after load transients and further switching pulses can ramp the inductor current higher to meet load requirements with minimal delays.

Traditional current mode or voltage mode control schemes typically must monitor the feedback voltage, current signals (also for current limit), and internal ramps and compensation signals, to determine when to turn off the high-side switch and turn on the synchronous rectifier. Weighing these small signals in a switching environment is difficult just after switching large currents, making those architectures problematic at low duty cycles and in less than ideal board layouts.

Because no switching decisions are made during noisy time periods, COT architectures are preferable in low duty cycle and noisy applications. However, traditional COT control schemes suffer from some disadvantages that preclude their use in many cases. Many applications require a known switching frequency range to avoid interference with other sensitive circuitry. True constant on-time control, where the on-time is actually fixed, exhibits variable switching frequency. In a buck converter, the duty factor is proportional to the output voltage and inversely proportional to the input voltage. Therefore, if the on-time is fixed, the off-time (and therefore the frequency) must change in response to changes in input or output voltage.

Modern pseudo-fixed frequency COT architectures greatly improve COT by making the one-shot on-time proportional to Vout and inversely proportional to VIN. In this way, an on-time is chosen as approximately what it will be for an ideal fixed-frequency PWM in similar input/output voltage conditions. The result is a significant improvement, but the switching frequency still varies considerably over line and load due to losses in the switches, inductor, and other parasitic effects.

Another problem with many COT architectures is their dependence on adequate ESR in the output capacitor, making it difficult to use highly desirable, small, low-cost, but low-ESR ceramic capacitors. Most COT architectures use AC current information from the output capacitor, generated by the inductor current passing through the ESR, to function similarly to a current mode control system. With ceramic capacitors, the inductor current information is too small to keep the control loop stable, like a current mode system with no current information.

#### **ACOT<sup>®</sup>Control Architecture** 15.2

Making the on-time proportional to Vout and inversely proportional to VIN is not sufficient to achieve good constantfrequency behavior for several reasons. First, voltage drops across the MOSFET switches and inductor cause the



effective input voltage to be less than the measured input voltage and the effective output voltage to be greater than the measured output voltage. As the load changes, the switch voltage drops change, causing a switching frequency variation with load current. Also, at light loads, if the inductor current goes negative, the switch dead-time between the synchronous rectifier turn-off and the high-side switch turn-on allows the switching node to rise to the input voltage. This increases the effective on-time and causes the switching frequency to drop noticeably.

One way to reduce these effects is to measure the actual switching frequency and compare it to the desired range. This has the added benefit eliminating the need to sense the actual output voltage, potentially saving one pin connection. ACOT<sup>®</sup> uses this method, measuring the actual switching frequency (at SW) and modifying the on-time with a feedback loop to keep the average switching frequency in the desired range.

To achieve good stability with low-ESR ceramic capacitors, ACOT<sup>®</sup> uses a virtual inductor current ramp generated inside the IC. This internal ramp signal replaces the ESR ramp normally provided by the output capacitor's ESR. The ramp signal and other internal compensations are optimized for low-ESR ceramic output capacitors.

### 15.3 ACOT®One-Shot Operation

The RT2853A/RT2853B control algorithm is simple to understand. The feedback voltage, with the virtual inductor current ramp added, is compared to the reference voltage. When the combined signal is less than the reference voltage, the on-time one-shot is triggered, as long as the minimum off-time one-shot is clear and the measured inductor current (through the synchronous rectifier) is below the current limit. The on-time one-shot turns on the high-side switch and the inductor current ramps up linearly. After the on-time, the high-side switch is turned off, the synchronous rectifier is turned on, and the inductor current ramps down linearly. At the same time, the minimum off-time one-shot is triggered to prevent another immediate on-time during the noisy switching time and allow the feedback voltage and current sense signals to settle. The minimum off-time is kept short (typically 260ns) so that rapidly repeated on-times can raise the inductor current quickly when needed.

### 15.4 Discontinuous Operating Mode (RT2853A Only)

After soft-start, the RT2853B operates in fixed frequency mode to minimize interference and noise problems. The RT2853A uses variable-frequency discontinuous switching at light loads to improve efficiency. During discontinuous switching, the on-time is immediately increased to add "hysteresis" to discourage the IC from switching back to continuous switching unless the load increases substantially.

The IC returns to continuous switching as soon as an on-time is generated before the inductor current reaches zero. The on-time is reduced back to the length needed for 650kHz switching, encouraging the circuit to remain in continuous conduction, and preventing repetitive mode transitions between continuous switching and discontinuous switching.

#### 15.5 Current Limit

The RT2853A/RT2853B current limit is measured cycle-by-cycle by monitoring the inductor current through the synchronous rectifier during the off-time, while the inductor current ramps down. The current is determined by measuring the voltage between source and drain of the synchronous rectifier, adding temperature compensation for greater accuracy. If the current exceeds the current limit (I<sub>LIM</sub>) once the minimum off-time ends, the on-time one-shot is inhibited until the inductor current ramps down below the current limit with an additional wide hysteresis band (IHYS) of about 0.6A to 1A. This arrangement prevents the average output current from greatly exceeding the guaranteed current limit value, as typically occurs with other valley-type current limits. If the output current exceeds the available inductor current (controlled by the current limit mechanism), the output voltage will drop. If it drops below the output undervoltage protection level (see next section), the IC will stop switching to avoid excessive heat.

The RT2853B also includes a negative current limit to protect the IC against sinking excessive current and possibly damaging the IC. If the voltage across the synchronous rectifier indicates the negative current is too high, the

Copyright © 2025 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

## RT2853A/RT2853B



synchronous rectifier turns off until after the next high-side on-time. The RT2853A does not sink current and therefore does not need a negative current limit.

#### 15.6 **Hiccup Mode**

The RT2853AHGQW/RT2853BHGQW, uses hiccup mode for OVP and UVP. When the protection function is triggered, the IC will shut down for a period of time and then attempt to recover automatically. Hiccup mode allows the circuit to operate safely with low input current and power dissipation, and then resume normal operation as soon as the overload or short circuit is removed. During hiccup mode, the shutdown time is determined by the capacitor at SS. A 0.5μA current source discharges Vss from its starting voltage (normally VREG5). The IC remains shut down until Vss reaches 0.2V, about 40ms for a 3.9nF capacitor. At that point, the IC begins to charge the SS capacitor at 2µA, and a normal start-up occurs. If the fault remains, the OVP and UVP protections will be enabled when Vss reaches 2.2V (typical). The IC will then shut down and discharge the SS capacitor from the 2.2V level, taking about 17ms for a 3.9nF SS capacitor.

#### 15.7 **Latch-Off Mode**

The RT2853ALGQW/RT2853BLGQW, uses latch-off mode for OVP and UVP. When the protection function is triggered, the IC will shut down. The IC stops switching, leaving both switches open, and is latched off. To restart operation, toggle EN or power the IC off and then on again.

#### 15.8 Input Undervoltage-Lockout

In addition to the enable function, the RT2853A/RT2853B features an undervoltage-lockout (UVLO) function that monitors the internal linear regulator output (VREG5). To prevent operation without fully enhanced internal MOSFET switches, this function inhibits switching when VREG5 drops below the UVLO-falling threshold. The IC resumes switching when VREG5 exceeds the UVLO-rising threshold.

#### 15.9 Shut-Down, Start-Up, and Enable (EN)

The enable input (EN) has a logic-low level of 0.4V. When VEN is below this level, the IC enters shutdown mode and supply current drops to less than 10µA. When VEN exceeds its logic-high level of 2V, the IC is fully operational.

Between these two levels, there are two thresholds (typically 0.8V and typically 1.2V). When VEN exceeds the lower threshold, the internal bias regulators begin to function and supply current increases above the shutdown current level. Switching operation begins when VEN exceeds the upper threshold. Unlike many competing devices, EN is a high voltage input that can be safely connected to VIN (up to 18V) for automatic start-up.

#### 15.10 Soft-Start (SS)

The RT2853A/RT2853B soft-start uses an external pin (SS) to clamp the output voltage and allow it to slowly rise. After VEN is high and VREG5 exceeds its UVLO threshold, the IC begins to source 2µA from the SS pin. An external capacitor at SS is used to adjust the soft-start timing. The available capacitance range is from 2.7nF to 220nF. Do not leave SS unconnected.

During start-up, while the SS capacitor charges, the RT2853A/RT2853B operates in discontinuous mode with very small pulses. This prevents negative inductor currents and keeps the circuit from sinking current. Therefore, the output voltage may be pre-biased to some positive level before start-up. Once the Vss ramp charges enough to raise the internal reference above the feedback voltage, switching will begin and the output voltage will smoothly rise from the pre-biased level to its regulated level. After Vss rises above about 2.2V, output overvoltage and undervoltage protections are enabled and the RT2853B begins continuous-switching operation.

An internal linear regulator (VREG5) produces a 5.1V supply from VIN that powers the internal gate drivers, PWM logic, reference, analog circuitry, and other blocks. If VIN is 6V or greater, VREG5 is guaranteed to provide significant power for external loads.



### 15.11 PG Comparator

PG is an open-drain output controlled by a comparator connected to the feedback signal. If FB exceeds 90% of the internal reference voltage, PG will be high impedance. Otherwise, the PG output is connected to PGND. Note that, the PG pin is not recommended to connect to an external voltage source because PG is unable to pull low with VVREG5 lower than 1.5V.

#### 15.12 External Bootstrap Capacitor

Connect a 0.1 µF low ESR ceramic capacitor between BOOT and SW. This bootstrap capacitor provides the gate driver supply voltage for the high-side N-channel MOSFET switch.

#### 15.13 Over-Temperature Protection

The RT2853A/RT2853B includes an over-temperature protection (OTP) circuitry to prevent overheating due to excessive power dissipation. The OTP will shut down switching operation when the junction temperature exceeds 150°C. Once the junction temperature cools down by approximately 20°C, the IC will resume normal operation with a complete soft-start. For continuous operation, provide adequate cooling so that the junction temperature does not exceed 150°C.

### 15.14 Output Discharge Control

When the EN pin is low, the RT2853A/RT2853B will discharge the output with an internal  $50\Omega$  MOSFET connected between VS to the GND pin.

### 15.15 OVP/UVP

The RT2853A/RT2853B detects overvoltage and undervoltage conditions by monitoring the feedback voltage on the FB pin. The two functions are enabled after approximately 1.7 times the soft-start time. When the feedback voltage becomes higher than 120% of the target voltage, the OVP comparator will go high to turn off both the internal highside and low-side MOSFETs. When the feedback voltage is lower than 70% of the target voltage for  $250\mu s$ , the UVP comparator will go high to turn off both the internal high-side and low-side MOSFETs.



## 16 Design Procedure

#### 16.1 Inductor Selection

Selecting an inductor involves specifying its inductance and also its required peak current. The exact inductor value is generally flexible and is ultimately chosen to obtain the best mix of cost, physical size, and circuit efficiency. Lower inductor values benefit from reduced size and cost, and they can improve the circuit's transient response, but they increase the inductor ripple current and output voltage ripple, and reduce the efficiency due to the resulting higher peak currents. Conversely, higher inductor values increase efficiency, but the inductor will either be physically larger or have higher resistance since more turns of wire are required, and transient response will be slower since more time is required to change current (up or down) in the inductor. A good compromise between size, efficiency, and transient response is to use a ripple current ( $\Delta IL$ ) about 20-50% of the desired full output load

current. Calculate the approximate inductor value by selecting the input and output voltages, the switching frequency (fsw), the maximum output current (IOUT(MAX)), and estimating a  $\Delta IL$  as some percentage of that current.

$$L = \frac{Vout \times (Vin - Vout)}{Vin \times fsw \times \Delta I_L}$$

Once an inductor value is chosen, the ripple current ( $\Delta I_L$ ) is calculated to determine the required peak inductor current.

$$\Delta I_L = \frac{V_{OUT} \times \left(V_{IN} - V_{OUT}\right)}{V_{IN} \times f_{SW} \times L} \text{ and } I_{L(PEAK)} = I_{OUT(MAX)} + \frac{\Delta I_L}{2}$$

To guarantee the required output current, the inductor needs a saturation current rating and a thermal rating that exceeds IL(PEAK). These are minimum requirements. To maintain control of inductor current in overload and short-circuit conditions, some applications may desire current ratings up to the current limit value. IL(PEAK) should not exceed the minimum value of IC's current limit level (ILIM) or the IC may not be able to meet the desired output current.

For best efficiency, choose an inductor with a low DC resistance that meets the cost and size requirements. For low inductor core losses, some type of ferrite core is usually best, and a shielded core type, although possibly larger or more expensive, will probably give fewer EMI and other noise problems. Considering the Typical Operating Circuit for 1.05V output at 3A and an input voltage of 12V, using an inductor ripple of 1.5A (50%), the calculated inductance value is:

$$L = \frac{1.05V \times (12V - 1.05V)}{12V \times 650kHz \times 1.5A} = 0.98\mu H$$

The ripple current was selected at 1.5A and, as long as we use the calculated  $0.98\mu H$  inductance, that should be the actual ripple current amount. Typically, the exact calculated inductance is not readily available and a nearby value is chosen. In this case,  $1\mu H$  was available and actually used in the typical circuit. To illustrate the next calculation, assume that for some reason it was necessary to select a  $1.5\mu H$  inductor (for example). We will then calculate the ripple current and required peak current as follows:

$$\Delta I_L = \frac{1.05 \text{V} \times (12 \text{V} - 1.05 \text{V})}{12 \text{V} \times 650 \text{kHz} \times 1.5 \mu\text{H}} = 0.98 \text{A}$$
  
and  $I_{L(PEAK)} = 3 \text{A} + \frac{0.98}{2} = 3.49 \text{A}$ 

The inductor's saturation and thermal rating should exceed IC's current limit level (ILIM) plus inductor ripple current ( $\Delta$ IL) to avoid the current distortion at the OCP period. For the 1.5 $\mu$ H value, the inductor's saturation and thermal rating should exceed 5.48A. Since the actual value used was 1 $\mu$ H and the ripple current exactly 1.47A, the required peak current is 3.74A. And the inductor's saturation current should exceed 5.97A.



#### 16.2 Input Capacitor Selection

The input filter capacitors are needed to smooth out the switched current drawn from the input power source and to reduce voltage ripple on the input. The actual capacitance value is less important than the RMS current rating (and voltage rating, of course). The RMS input ripple current (IRMS) is a function of the input voltage, output voltage, and load current:

$$I_{RMS} = I_{OUT} \times \frac{\sqrt{V_{OUT} \times (V_{VIN} - V_{OUT})}}{V_{VIN}}$$

Ceramic capacitors are most often used because of their low cost, small size, high RMS current ratings, and robust surge current capabilities. However, take care when these capacitors are used at the input of circuits supplied by a wall adapter or other supply connected through long, thin wires. Current surges through the inductive wires can induce ringing at the RT2853A/RT2853B's input, which can potentially cause large, damaging voltage spikes VIN. If this phenomenon is observed, some bulk input capacitance may be required. Ceramic capacitors (to meet the RMS current requirement) can be placed in parallel with other types such as tantalum, electrolytic, or polymer (to reduce ringing and overshoot).

Choose capacitors rated at higher temperatures than required. Several ceramic capacitors may be paralleled to meet the RMS current, size, and height requirements of the application. The typical operating circuit uses two  $10\mu F$  and one  $0.1\mu F$  low ESR ceramic capacitors on the input.

#### 16.3 Output Capacitor Selection

The RT2853A/RT2853B is optimized for ceramic output capacitors, and the best performance will be obtained using them. The total output capacitance value is usually determined by the desired output voltage ripple level and transient response requirements for sag (undershoot on positive load steps) and soar (overshoot on negative load steps).

#### 16.4 Output Ripple

Output ripple at the switching frequency is caused by the inductor current ripple and its effect on the output capacitor's ESR and stored charge. These two ripple components are called ESR ripple and capacitive ripple. Since ceramic capacitors have extremely low ESR and relatively little capacitance, both components are similar in amplitude and both should be considered if ripple is critical.

 $V_{RIPPLE} = V_{RIPPLE(ESR)} + V_{RIPPLE(C)}$ 

$$V_{RIPPLE(ESR)} = \Delta I_{L} \times ResR$$

$$V_{RIPPLE(C)} = \frac{\Delta I_{L}}{8 \times C_{OUT} \times f_{SW}}$$

For <u>Typical Application Circuit</u> for a 1.05V output and an inductor ripple of 1A, with 2 x  $22\mu$ F output capacitance each with about  $10m\Omega$  ESR including PCB trace resistance, the output voltage ripple components are:

 $VRIPPLE(ESR) = 1A \times 5m\Omega = 5Mv$ 

$$V_{RIPPLE(C)} = \frac{1A}{8 \times 44 \mu F \times 0.65 MHz} = 4.4 mV$$

 $V_{RIPPLE} = 5mV + 4.4mV = 9.4mV$ 

### 16.5 Output Transient Undershoot and Overshoot

In addition to voltage ripple at the switching frequency, the output capacitor and its ESR also affect the voltage sag (undershoot) and soar (overshoot) when the load steps up and down abruptly. The ACOT® transient response is very quick, and output transients are usually small. However, the combination of small ceramic output capacitors (with little capacitance), low output voltages (with little stored charge in the output capacitors), and low duty cycle



applications (which require high inductance to get reasonable ripple currents with high input voltages) increases the size of voltage variations in response to very quick load changes. Typically, load changes occur slowly with respect to the IC's 650kHz switching frequency. But some modern digital loads can exhibit nearly instantaneous load changes, and the following section shows how to calculate the worst-case voltage swings in response to very fast load steps.

The output voltage transient undershoot and overshoot each have two components: the voltage steps caused by the output capacitor's ESR, and the voltage sag and soar due to the finite output capacitance and the inductor current slew rate. Use the following formulas to check if the ESR is low enough (typically not a problem with ceramic capacitors) and the output capacitance is large enough to prevent excessive sag and soar on very fast load step edges, with the chosen inductor value.

The amplitude of the ESR step up or down is a function of the load step and the ESR of the output capacitor:

VESR 
$$\_$$
STEP =  $\Delta$ IOUT x RESR

The amplitude of the capacitive sag is a function of the load step, the output capacitor value, the inductor value, the input-to-output voltage differential, and the maximum duty cycle. The maximum duty cycle during a fast transient is a function of the on-time and the minimum off-time since the ACOT® control scheme will ramp the current using on-times spaced apart with minimum off-times, which is as fast as allowed. Calculate the approximate on-time (neglecting parasitics) and maximum duty cycle for a given input and output voltage as:

$$t_{ON} = \frac{V_{OUT}}{V_{IN} \times f_{SW}}$$
 and  $D_{MAX} = \frac{t_{ON}}{t_{ON} + t_{OFF(MIN)}}$ 

The actual on-time will be slightly longer as the IC compensates for voltage drops in the circuit, but we can neglect both of these since the on-time increase compensates for the voltage losses. Calculate the output voltage sag as:

$$V_{SAG} = \frac{L \times (\Delta I_{OUT})^2}{2 \times C_{OUT} \times (V_{IN(MIN)} \times D_{MAX} - V_{OUT})}$$

The amplitude of the capacitive soar is a function of the load step, the output capacitor value, the inductor value, and the output voltage:

$$V_{SOAR} = \frac{L \times (\Delta lout)^2}{2 \times Cout \times Vout}$$

For Typical Application Circuit for 1.05V output, the circuit has an inductor 1.4µH and 2 x 22µF output capacitance with  $5m\Omega$  ESR each. The ESR step is  $3A \times 2.5m\Omega = 7.5mV$ , which is small, as expected. The output voltage sag and soar in response to full 0A-3A-0A instantaneous transients are:

$$t_{ON} = \frac{1.05V}{12V \times 650 kHz} = 135 ns$$
and  $D_{MAX} = \frac{135 ns}{135 ns + 260 ns} = 0.34$ 

$$V_{SAG} = \frac{1.4 \mu H \times (3A)^2}{2 \times 44 \mu F \times (12V \times 0.34 - 1.05V)} = 47 mV$$

$$V_{SOAR} = \frac{1.4 \mu H \times (3A)^2}{2 \times 44 \mu F \times 1.05V} = 136 mV$$

The sag is about 4% of the output voltage and the soar is a full 13% of the output voltage. The ESR step is negligible here, but it does partially add to the soar, so keep that in mind whenever using higher-ESR output capacitors. The soar is typically much worse than the sag in high-input, low-output buck converters because the high input voltage demands a large inductor value, which stores lots of energy that is all transferred into the output if the load stops drawing current. Also, for a given inductor, the soar for a low output voltage is a greater voltage change and an even greater percentage of the output voltage. This is illustrated by comparing the previous to the



next example.

The <u>Typical Application Circuit</u> for 12V to 3.3V with a  $2\mu$ H inductor and 2 x  $22\mu$ F output capacitance can be used to illustrate the effect of a higher output voltage. The output voltage sag and soar in response to full 0A-3A-0A instantaneous transients are calculated as follows:

$$t_{ON} = \frac{3.3V}{12V \times 650 \text{kHz}} = 423 \text{ns}$$
and  $D_{MAX} = \frac{423 \text{ns}}{423 \text{ns} + 260 \text{ns}} = 0.62$ 

$$V_{SAG} = \frac{2\mu H \times (3A)^2}{2 \times 44\mu F \times (12V \times 0.62 - 3.3V)} = 49.5 \text{mV}$$

$$V_{SOAR} = \frac{2\mu H \times (3A)^2}{2 \times 44\mu F \times 3.3V} = 62 \text{mV}$$

In this case, the sag is about 1.5% of the output voltage, and the soar is only 2% of the output voltage.

Any sag is always short-lived, since the circuit quickly sources current to regain regulation in only a few switching cycles. With the RT2853B, any overshoot transient is typically also short-lived since the converter will sink current, reversing the inductor current sharply until the output reaches regulation again. The RT2853A's discontinuous operation at light loads prevents sinking current so, for that IC, the output voltage will soar until load current or leakage brings the voltage down to normal.

Most applications never experience instantaneous full load steps and the RT2853A/RT2853B's high switching frequency and fast transient response can easily control voltage regulation at all times. Also, since the sag and soar both are proportional to the square of the load change, if load steps were reduced to 1A (from the 3A examples preceding), the voltage changes will be reduced by a factor of almost ten. For these reasons, sag and soar are seldom an issue except in very low-voltage CPU core or DDR memory supply applications, particularly for devices with high clock frequencies and quick changes into and out of sleep modes. In such applications, simply increasing the amount of ceramic output capacitor (sag and soar are directly proportional to capacitance) or adding extra bulk capacitance can easily eliminate any excessive voltage transients.

In any application with large quick transients, always calculate soar to make sure that the overvoltage protection will not be triggered. Undervoltage is not likely since the threshold is very low (70%), that function has a long delay (250 $\mu$ s), and the IC will quickly return the output to regulation. Overvoltage protection has a minimum threshold of 115% and the short delay of  $5\mu$ s and can actually be triggered by incorrect component choices, particularly for the RT2853A, which does not sink current.

### 16.6 Output Capacitors Stability Criteria

The RT2853A/RT2853B features an ACOT® control architecture that uses an internal virtual inductor current ramp and other compensation to ensure stability with any reasonable output capacitor. The internal ramp allows the IC to operate with very low ESR capacitors and the IC is stable with very small capacitances. Therefore, output capacitor selection is nearly always a matter of meeting output voltage ripple and transient response requirements, as discussed in the previous sections. For unusual applications where the ripple voltage is unimportant and there are few transients (perhaps battery charging or LED lighting), the stability criteria are discussed below. The equations giving the minimum required capacitance for stable operation include a term that depends on the output capacitor's ESR. The higher the ESR, the lower the required capacitance to ensure stability. The equations can be greatly simplified if the ESR term is removed by setting ESR to zero. The resulting equation gives the worst-case minimum required capacitance, and it is usually sufficiently small that the more exact equation is often unnecessary.

The required output capacitance (Cout) is a function of the inductor value (L) and the input voltage (VIN):



$$C_{OUT} \ge \frac{5.23 \times 10^{-11}}{V_{IN} \times L}$$

The worst-case high capacitance requirement is for low VIN and small inductance, so a 5V to 3.3V converter is used for an example. Using the inductance equation from a previous section to determine the required inductance:

$$L = \frac{3.3V \times (5V - 3.3V)}{5V \times 650kHz \times 1A} = 1.73\mu H$$

Therefore, the required minimum capacitance for the 5V to 3.3V converter is:

$$C_{OUT} \geq \frac{5.23 \times 10^{-11}}{5V \times 1.73 \mu H} = 6 \mu F$$

Using the 12V to 1.05V typical application as another example:

$$C_{OUT} \ge \frac{5.24 \times 10^{-11}}{12V \times 1.4 \mu H} = 3.1 \mu F$$

Any ESR in the output capacitor reduces the required minimum output capacitance, sometimes considerably. For the rare application where that is needed and useful, the equation including ESR is given here:

$$C_{OUT} \geq \frac{V_{OUT}}{2 \times f_{SW} \times V_{IN} \times (R_{ESR} + 13647 \times L \times V_{OUT})}$$

As can be seen, setting RESR to zero and simplifying the equation yields the previous simpler equation. To allow for the capacitor's temperature and bias voltage coefficients, use at least double the calculated capacitance and use a good quality dielectric such as X5R or X7R with an adequate voltage rating since ceramic capacitors exhibit considerable capacitance reduction as their bias voltage increases.

### 16.7 Feed-Forward Capacitor (C3)

The RT2853A/RT2853B is optimized for ceramic output capacitors and for low duty cycle applications. This optimization makes circuit stability easy to achieve with reasonable output capacitors. However, the optimization affects the quality factor (Q) of the circuit and therefore its transient response. To avoid an under-damped response (high Q) and its potential ringing, the internal compensation was chosen to achieve perfect damping for low output voltages, where the FB divider has low attenuation (VOUT is close to VREF). For high output voltages, with high feedback attenuation, the circuit's response becomes overdamped and transient response can be slowed. In high output voltage circuits (Vout > 1.5V), transient response is improved by adding a small "feed-forward" capacitor (C3) across the upper FB divider resistor, to increase the circuit's Q and reduce damping to speed up the transient response without affecting the steady-state stability of the circuit. Choose a capacitor value that, together with the divider impedance at FB, gives a time-constant between 100ns and 0.5μs. The divider impedance at FB is R1 in parallel with R2. C3 can be safely left out in low output voltage circuits and if fast transient response is not required.



## 17 Application Information

(Note 6)

#### 17.1 **Current-Sinking Applications (RT2853B)**

The RT2853B is not recommended for current-sinking applications, even though its continuous switching operation allows the IC to sink some current. Sinking enables a fast recovery from output voltage overshoot caused by load transients and is normally useful for applications requiring negative currents, such as DDR VTT bus termination applications and changing-output voltage applications where the output voltage needs to slew quickly from one voltage to another. However, the IC's negative current limit is set low (about 1.6A) and the current limit behavior latches the synchronous rectifier off until the high-side switch's next pulse, to prevent the possibility of IC damage from large negative currents. Therefore, sinking current is not necessarily available at all times. If implementing applications where current-sinking may occur, take care to allow for the current that is delivered to the input supply. A buck converter in sinking operation functions like a backwards step-up converter. The current that is sunk at its output terminals is delivered up to its input terminals. If this current has no outlet, the input voltage will rise. A good arrangement for long-term sinking applications is for a sinking supply (supply A) that is sinking current sourced from supply B, to both be powered by the same input supply. That way, any current delivered back to the input by supply A is current that just left the input through supply B. In this way, the current simply makes a round trip and the input supply will not rise. In cases where this is not possible, make sure that there are sufficient other loads on the input supply to prevent that supply's voltage from rising high enough to cause damage to itself or any of its loads. In cases where the sinking is not long-term, such as output-voltage slewing applications, make sure there is sufficient input capacitance to control any input voltage rise. The worst-case voltage rise is:

$$\Delta V_{IN} = \frac{C_{OUT} \times \Delta V_{OUT}}{C_{IN}}$$

#### 17.2 Soft-Start (SS)

The RT2853A/RT2853B soft-start uses an external capacitor at SS to adjust the soft-start timing according to the following equation:

$$t_{SS}(ms) = \frac{C_{SS} (nF) \times 0.765V}{l_{SS} (\mu A)}$$

The available capacitance range is from 2.7nF to 220nF. If a 3.9nF capacitor is used, the typical soft-start will be 1.5ms. Do not leave SS unconnected.

#### 17.3 **Enable Operation (EN)**

For automatic start-up, the high-voltage EN pin can be connected to VIN, either directly or through a  $100k\Omega$  resistor. Its large hysteresis band makes EN useful for simple delay and timing circuits. EN can be externally pulled to VIN by adding a resistor-capacitor delay (REN and CEN in Figure 1). Calculate the delay time using EN's internal threshold where switching operation begins (1.4V, typical). An external MOSFET can be added to implement digital control of EN when no system voltage above 2V is available (Figure 2). In this case, a  $100k\Omega$  pull-up resistor, REN, is connected between VIN and the EN pin. MOSFET Q1 will be under logic control to pull down the EN pin. To prevent enabling circuit when VIN is smaller than the VOUT target value or some other desired voltage level, a resistive voltage divider can be placed between the input voltage and ground and connected to EN to create an additional input undervoltage-lockout threshold (Figure 3).

July

2025

RT2853A RT2853B DS-07



Figure 1. External Timing Control




Figure 2. Digital Enable Control Circuit




Figure 3. Resistor Divider for Lockout Threshold Setting

### 17.4 Output Voltage Setting

Set the desired output voltage using a resistive divider from the output to ground with the midpoint connected to FB. The output voltage is set according to the following equation:

$$V_{OUT} = 0.765 \times (1 + \frac{R1}{R2})$$




Figure 4. Output Voltage Setting

Place the FB resistors within 5mm of the FB pin. Choose R2 between  $10k\Omega$  and  $100k\Omega$  to minimize power consumption without excessive noise pick-up and calculate R1 as follows:

$$R1 = \frac{R2 \times (V_{OUT} - 0.765V)}{0.765V}$$

For output voltage accuracy, use divider resistors with 1% or better tolerance.

### 17.5 Undervoltage-Lockout Protection

The RT2853A/RT2853B features an undervoltage-lockout (UVLO) function that monitors the internal linear regulator output (VREG5) and prevents operation if VREG5 is too low. In some multiple input voltage applications, it may be desirable to use a power input that is too low to allow VREG5 to exceed the UVLO threshold. In this case, if there is another low-power supply available that is high enough to operate the VREG5 regulator,

 $\textbf{Copyright} @ 2025 \ \textbf{Richtek Technology Corporation}. \ \textbf{All rights reserved}. \ \ \textbf{RICHTEK} is \ \underline{\textbf{a}} \ \underline{\textbf{registered trademark of Richtek Technology Corporation}}.$ 



connecting that supply to VCC will allow the IC to operate, using the lower voltage high-power supply for the DC/DC power path.

Because of the internal linear regulator, any supply regulated or unregulated) between 4.5V and 18V will operate the IC.

#### 17.6 **External BOOT Bootstrap Diode**

When the input voltage is lower than 5.5V, it is recommended to add an external bootstrap diode between VIN (or VCC) and the BOOT pin to improve the enhancement of the internal MOSFET switch and improve efficiency. The bootstrap diode can be a low-cost one such as 1N4148 or BAT54.

#### 17.7 **External BOOT Capacitor Series Resistance**

The internal power MOSFET switch gate driver is optimized to turn the switch on fast enough for low power loss and good efficiency, but also slow enough to reduce EMI. Switch turn-on is when most EMI occurs since VSW rises rapidly. During switch turn-of, SW is discharged relatively slowly by the inductor current during the deadtime between high-side and low-switch on-times. In some cases, it is desirable to reduce EMI further, at the expense of some additional power dissipation. The switch turn-on can be slowed by placing a small ( $<10\Omega$ ) resistance between BOOT and the- external bootstrap capacitor. This will slow the high-side switch turn-on and VSW's rise. To remove the resistor from the capacitor charging path (avoiding poor enhancement due to undercharging the BOOT capacitor), use the external diode shown in Figure 5 to charge the BOOT capacitor and place the resistance between BOOT and the capacitor/diode connection.




Figure 5. External Bootstrap Diode

#### 17.8 **VREG5 Capacitor Selection**

Decouple VREG5 to PGND with a 1μF ceramic capacitor. High-grade dielectric (X7R, or X5R) ceramic capacitors are recommended for their stable temperature and bias voltage characteristics.

#### 17.9 **Thermal Considerations**

The junction temperature should never exceed the absolute maximum junction temperature TJ(MAX), listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

 $PD(MAX) = (TJ(MAX) - TA) / \theta JA$ 

RT2853A RT2853B DS-07

where TJ(MAX) is the maximum junction temperature, TA is the ambient temperature, and θJA is the junction-toambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating

July



Conditions is  $125^{\circ}$ C. The junction-to-ambient thermal resistance,  $\theta_{JA}$ , is highly package dependent. For a WQFN-16L 3x3 package, the thermal resistance,  $\theta_{JA}$ , is  $47.4^{\circ}$ C/W on a standard JEDEC 51-7 high effective-thermal-conductivity four-layer test board. The maximum power dissipation at T<sub>A</sub> =  $25^{\circ}$ C can be calculated as follows:

 $PD(MAX) = (125^{\circ}C - 25^{\circ}C) / (47.4^{\circ}C/W) = 2.1W$  for a WQFN-16L 3x3 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed  $T_{J(MAX)}$  and the thermal resistance,  $\theta_{JA}$ . The derating curve in <u>Figure 6</u> allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 6. Derating Curve of Maximum Power Dissipation

#### 17.10 Layout Considerations

Follow the PCB layout guidelines for optimal performance of the RT2853A/RT2853B.

- Keep the traces of the main current paths as short and wide as possible.
- Put the input capacitor as close as possible to the device pins (VIN and PGND).
- The high-frequency switching node (SW) has large voltage swings and fast edges and can easily radiate noise
  to adjacent components. Keep its area small to prevent excessive EMI, while providing wide copper traces to
  minimize parasitic resistance and inductance.
- Keep sensitive components away from the SW node or provide ground traces between for shielding, to prevent stray capacitive noise pickup.
- Connect the feedback network to the output capacitors rather than the inductor. Place the feedback components near the FB pin.
- The exposed pad, PGND, and GND should be connected to large copper areas for heat sinking and noise protection. Provide dedicated wide copper traces for the power path ground between the IC and the input and output capacitor grounds, rather than connecting each of these individually to an internal ground plane.
- Avoid using vias in the power path connections that have switched currents (from CIN to PGND and CIN to VIN)
  and the switching node (SW).



Place the feedback components as close Place the input capacitors as to the FB as possible for better regulation. close to the IC as possible. CIN Vout **PGND** FB BOOT VREG5 SW **GND** SS 3 SW 10 C<sub>REG5</sub>: GND SW 9 SW should be connected 5 6 7 8 to The inductor by a wide PGND PGND and short trace. Keep B B sensitive components away from this trace. Vout Place the output capacitors as close to the IC as possible.

Figure 7. PCB Layout Guide


**Note 6.** The information provided in this section is for reference only. The customer is solely responsible for the designing, validating, and testing your product incorporating Richtek's product and ensure such product meets applicable standards and any safety, security, or other requirements.

July 2025

RT2853A RT2853B DS-07



## 18 Outline Dimension




Note: The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Comple of	Dimensions I	In Millimeters	Dimension	s In Inches
Symbol	Min	Max	Min	Max
А	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A3	0.175	0.250	0.007	0.010
b	0.180	0.300	0.007	0.012
D	2.950	3.050	0.116	0.120
D2	1.300	1.750	0.051	0.069
Е	2.950	3.050	0.116	0.120
E2	1.300	1.750	0.051	0.069
е	0.5	500	0.0	)20
L	0.350	0.450	0.014	0.018

W-Type 16L QFN 3x3 Package



# 19 Footprint Information




Dookogo	Number of			Fo	ootprint	Dimens	sion (mr	n)			Tolerance
Package	Pin	Р	Ax	Ay	Вх	Ву	С	D	Sx	Sy	Tolerance
V/W/U/XQFN3*3-16	16	0.50	3.80	3.80	2.10	2.10	0.85	0.30	1.50	1.50	±0.05




## 20 Packing Information

#### 20.1 **Tape and Reel Data**



Deales as Tone	Tape Size	Pocket Pitch	Reel Size (A)		Reel Size (A)		Reel Size (A)		Reel Size (A)		Reel Size (A)		Reel Size (A)		Reel Size (A)		Reel Size (A)		Reel Size (A)		Reel Size (A)		Reel Size (A)		Reel Size (A)		Reel Size (A)		Reel Size (A)		Reel Size (A)		Units	Trailer	Leader	Reel Width (W2)
Package Type	(W1) (mm)	(P) (mm)	(mm)	(mm) (in)		(mm)	(mm)	Min/Max (mm)																												
(V, W) QFN/DFN 3x3	12	8	180	7	1,500	160	600	12.4/14.4																												



C, D, and K are determined by component size. The clearance between the components and the cavity is as follows:

- For 12mm carrier tape: 0.5mm maximum

Tape Size	Tape Size W1		0	Е	3	F	-	Ø	IJ	ŀ	<	Н
	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Max
12mm	12.3mm	7.9mm	8.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	1.0mm	1.3mm	0.6mm



### 20.2 Tape and Reel Packing

Step	Photo/Description	Step	Photo/Description
1	Reel 7"	4	3 reels per inner box <b>Box A</b>
2	HIC & Desiccant (1 Unit) inside	5	12 inner boxes per outer box
3	Caution label is on backside of Al bag	6	Outer box Carton A

Container	Reel		Вох			Carton		
Package	Size	Units	Item	Reels	Units	Item	Boxes	Unit
(V, W) QFN & DFN 3x3	7"	1,500	Box A	3	4,500	Carton A	12	54,000
			Box E	1	1,500	For Combined or Partial Reel.		

# RT2853A/RT2853B



#### 20.3 **Packing Material Anti-ESD Property**

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
$\Omega$ /cm <sup>2</sup>	10 <sup>4</sup> to 10 <sup>11</sup>					

### **Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2025 Richtek Technology Corporation. All rights reserved.



21 Datasheet Revision History

Version	Date	Description	Item	
06	2024/6/14	Modify	General Description on page 1 Ordering Information on page 1 Functional Pin Description on page 4 Operation on page 17 Footprint Information on page 29 Packing Information on page 30, 31, 32	
07	2025/7/24	Modify	Changed the names PGOOD to PG Changed the Step-Down to Buck Ordering Information on page 2 Electrical Characteristics on page 7 Packing Information on page 30 - Added Tape Size "K"	