RT2910A

High Efficiency Inverting PWM Converter with Surge Stopper

General Description

The RT2910A is a PWM inverting converter integrates HV (High Voltage) Switch Driver. The HV switch driver protects loads from high voltage transients. It regulates the output during an over-voltage event, by controlling the Gate of an external N-MOSFET. The output is limited to a safe value thereby allowing the loads to continue functioning. The RT2910A also monitors the voltage drop between the VHV and SNS pins to protect against over-current faults. An internal amplifier limits the current sense voltage to 50mV. If the fault condition persists, the MOSFET is turned off. After a certain cooling off period, the gate is allowed to go up and turn on the MOSFET again. Moreover, the HV switch driver also can support back to back FETs application to prevent reverse leakage current from output.

The high-efficiency PWM inverting converter allows designers to implement compact, low noise, negative output DC-DC converters. This device operates from +4V to +7V input voltage and generates –500mV to –12.5V output. To minimize switching noise, it features a current-mode, constant frequency PWM control scheme. The operating frequency can be set from 300kHz to 800kHz through a resistor.

Features

- HV Switch Driver
 - ► Adjustable Output Clamp Voltage
 - Over-Current Protection
 - ▶ Wide Operation Range : 5V to 60V
 - ► Reverse Input Protection to -60V
 - Adjustable Fault Timer
 - Support N-MOSFET
- Inverting PWM Converter
 - ▶ -12.5V to -0.5V Output
 - ▶ Integrate High-Side P-MOSFET
 - ▶ 300kHz to 800kHz Switching Frequency
 - Current-Mode PWM Control
 - Internal Soft-Start
 - Power Ok Indicator

Applications

- Ga-N MOSFET Bias
- Positive to Negative Conversion
- Industrial and Telecom Power Supplies
- Distributed Power System

Simplified Application Circuit







Ordering Information

RT2910A 📮 📮

Package Type

QW : WQFN-24L 5x5 (W-Type)

-Lead Plating System

G : Green (Halogen Free and Pb Free)

Note :

Richtek products are :

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.

Pin Configuration



WQFN 5x5 24L

RT2910AGQW : Product Number YMDNN : Date Code

Marking Information

RT2910A

GQW YMDNN

Functional Pin Description

Pin No.	Pin Name	e Pin Function		
1	NFB	Feedback voltage input. The feedback for inverting output threshold is 0.6V for PWM inverting converter.		
2 SFB		Secondary feedback voltage input. For adjusting POK threshold of Inverting. NVOUT for PWM inverting converter.		
3	PGND	Negative rail for driver and negative current sense input. Connected to GND.		
4	CS	Positive current sense input for PWM inverting converter.		
5, 6	LX	Switch node for PWM inverting converter.		
7, 8	VIN	Power supply input for inverting PWM controller for PWM inverting converter.		
9	VB	Voltage level keeper. Connect a $0.1 \mu F$ ceramic capacitor to VIN.		
10	FB	Voltage regulation feedback input for HV switch driver.		
11	OUT	Output voltage sense input for HV switch driver.		
12	GATE	N-MOSFET gate drive output for HV switch driver.		
13	SNS	HVIN current sense input for HV switch driver.		
14	VHV	Positive supply voltage input for HV switch driver.		
15 ENHV 16 TMR 17, 25 (Exposed Pad) GND 18 VL 19 POK		Enable control input for HV switch driver.		
		Fault timer setting for HV switch driver. Connect a 22nF at least ceramic capacitor to GND. There is a 3ms sense blanking time after POK pull high.		
		Ground. The exposed PAD must be soldered to a large PCB and connected to GND for maximum power dissipation.		
		Low dropout regulator output for PWM inverting converter. Connect a ceramic capacitor from VL to GND. The capacitor value range from 0.47μ F to 1μ F.		
		Logic output. Active high when SFB voltage is lower than its threshold and FDLY is higher than 1.25V. This pin can be used as HV swap controller enable control for PWM inverting converter.		
20	FDLY	Delay set input for PWM inverting converter. There is an internal 10μ A from VL after V _{TMR} higher than 0.6V threshold. POK is low during FDLY charge time. Connect a ceramic capacitor to GND for setting Fault delay time.		
21 5VDET 22 COMP		VIN detection set input. For PWM Inverting Converter.		
		Compensation node for error amplifier for PWM inverting converter.		
23	RT	Oscillator frequency setting for PWM inverting converter. Connect a resistor to GND for adjusting switching frequency from 300kHz to 800kHz.		
24 VREF 1.25V reference to GND for PWM		1.25V reference output. Bypass only with a $0.1\mu F$ ceramic capacitor from VREF to GND for PWM inverting converter.		



Functional Block Diagram



Operation

HV Power-Switch

The HV power switch embedded an over-voltage protection regulator that drives an external N-MOSFET only as the pass transistor. It can operate within a wide supply voltage range from 5V to 60V. The internal charge pump turns on the N-MOSFET to supply current to the loads with very little power loss. This improves the efficiency and increases the available supply voltage level to the load circuitry. Normally, the pass transistor is fully on, powering the loads with very little voltage drop. When the supply voltage surges too high, the Voltage Amplifier (VA) controls the Gate of the N-MOSFET and regulates the voltage at the OUT pin to a level that is set by the external resistive divider from the

OUT pin to ground and the internal 1.25V reference. If the over-voltage/current is detected, a current source starts charging up the capacitor connected at the TMR pin to ground .The pass transistor stays on until the TMR pin reaches 1.45V, at which point the GATE pin pulls low turning off the N-MOSFET.

The potential at the TMR pin starts decreasing as soon as the over-voltage condition disappears. As the voltage at the TMR pin reaches 0.5V, the GATE pin begins to rise and turn on the MOSFET again.

The RT2910A senses an over-current condition by monitoring the voltage across a sense resistor placed between the VHV and SNS pins. An active current limit circuit controls the GATE pin to limit the sense voltage

to 50mV. A current is generated to start charging up the TMR pin when over current condition is detected. The MOSFET is turned off when it reaches 1.45V.

PWM Inverting Converter

PWM inverting converter can act a current mode nonsynchronous Buck-Boost converter to generated negative output voltage, embedded an internal P-MOSFET. The UVLO (under-voltage lockout) function ensures PWM converter operates correctly with minimum VIN voltage. The VB regulator provides (VIN – 5V) voltage for circuit powered directly by VIN. Connect a resistor from the RT pin to GND to set PWM switching frequency between 300kHz to 800kHz. Current limit comparator compares the CS pin voltage with 100mV reference voltage. Connect resistor between inductor and PGND to set peak inductor current limit threshold.

5VDET pin is VIN detection. After soft-start beginning, if 5VDET pin above 1V and SFB pin less 0.6V POK will pull high.

If HV-Switch Over-current/Over-voltage is triggered, the TMR pin will be charge. When VTMR above 0.6V. POK will pull low immediately to turn off GATE.

At the same time, a 10μ A current source is charging the FDLY capacitor. When the FDLY pin is a above 1.25V, POK will pull high to turn on GATE again.

The PWM converter also provides Over-Temperature Protection (OTP).



Absolute Maximum Ratings (Note 1)	
VHV, SNS to GND	60V to 85V
• ENHV to GND	0.3V to 45V
ENHV Input Current	1mA
OUT to GND	0.3V to 65V
GATE to GND	0.3V to (OUT+AMR(GATE to OUT))
GATE to OUT	Note 5
• FB, TMR to GND	0.3V to 10V
• SFB, CS, VB, POK, FDLY, COMP, RT, VREF, NFB, VL to GND	0.3V to 6V
• VIN, 5VDET to GND	0.3V to 8V
• LX to VIN	20V to 0.3V
• TMR, FB, OUT, GATE (Note 6)	10mA
 Power Dissipation, PD @ TA = 25°C 	
WQFN-24L 5x5	3.57W
Package Thermal Resistance (Note 2)	
WQFN-24L 5x5, θJA	28°C/W
WQFN-24L 5x5, θJC	7°C/W
• Lead Temperature (Soldering, 10 sec.)	260°C
• Junction Temperature	150°C
Storage Temperature Range	65°C to 150°C
• ESD Susceptibility (Note 3)	
CDM (Discharge Device Model)	1kV
HBM (Human Body Model)	2kV
MM (Machine Model)	200V
Recommended Operating Conditions (Note 4)	
HV Supply Input Voltage at VHV	5V to 60V
A HV Output Voltage at OLIT	(4.5)/(10.60)/

HV Output Voltage at OUT	-4.5V to 60V
Supply Input Voltage at VIN	-4V to 7V
Inverting Output Voltage, NVOUT	⊷12.5V to –0.5V
Junction Temperature Range	-40°C to 125°C

Electrical Characteristics

(VIN = VENHV = 5V, RRT = $300k\Omega$, CREF = 0.1μ F, VHV = 12V, TJ = -40° C to 125° C, unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Тур	Max	Unit
Hot Swap Regulator with Over-Voltage Protection							
	Іvнv	VENHV = 0V			7	25	μA
VHV Supply Current		VENHV = 5V (\	/gate – Vout)		2.3	5	mA
GATE Output High Voltage (Note 5)	ΔVgate	8V < V _{HV} < 80)V (Vgate – Vout)	10	12	16	V
	IGATE_UP	Vgate = 12V		15	40	60	μA
GATE Puil-Op Current		VGATE = VHV = 48V		30	70	120	
		Over voltage, V _{FB} = 1.4V, V _{GATE} = 12V		45	80	150	mA
GATE Pull-Down Current	IGATE_DN	Over current, V _{HV} – V _{SNS} = 120mV, V _{GATE} = 12V		1	3	4	
		Shutdown mode, VENHV = 0V, VGATE = 12V		45	80	150	
Output							
FB Voltage	Vfb	VGATE = 12V,	Vout = 12V	1.18	1.25	1.32	V
FB Input Current	IFB	V _{FB} = 1.25V			0.3	1	μA
Over Current Threshold	$\Delta V_{\sf SNS}$	VHV – VSNS	VHV = 12V	40	50	58	mV
			VHV = 48V	38	48	56	
SNS Input Current	Isns	$V_{SNS} = V_{HV} = 12V$ to 48V			120		μA
OUT Pin Input Current	ЮЛТ	VSNS = VHV = 12V			200	500	μA
	1001	Vout = Vhv = 12V, Venhv = 0V			0.5	2	mA
ENH\/ Input \/oltage	Venhv_h	V _{HV} = 12V to 48V		3			V
	VENHV_L	V _{HV} = 12V to 48V				0.5	v
ENHV Input Current	NHV Input Current IENHV VENHV = 3V				0.4		μA
	ITMR_SO	Sourcing, VTMR = 1V, VFB = 1.5V or Δ VSNS = 60mV		20	25	30	μA
TMIX Current	Itmr_si	Sinking, V _{TMR} = 1V, V _{FB} = 1V or Δ V _{SNS} = 0V		2.5	3.5	5	μA
Inverting PWM Converter							
VIN Supply Voltage Range VIN				4		7	V
VIN Supply Current	Ivin	VNFB = 0.6V, VIN > VUVLO, VCOMP = 0V			0.75	1.5	mA
	Vuvlo	VIN rising			3.6	3.9	1/
		V _{IN} falling		3.2	3.5		v
NFB Threshold VNFB		No load		0.585	0.6	0.615	V
FB Input CurrentINFBVNFB = 0.6V				0.1		μA	



Parameter	Symbol	Test Conditions	Min	Тур	Мах	Unit
SFB Threshold	VSFB	SFB rising	0.585	0.6	0.615	V
Current Limit Threshold	Vcs		90	100	110	mV
Inverting Output Voltage Range	NVout		-12.5		-0.5	V
TMR Fault Detection			•		•	
TMR Threshold	VTMR_FT	POK pull low, FDLY source 10μA CURRENT		0.6		V
TMR Sense Blank Time	VTMR_BLK	TMR blank sensing after POK High		3		ms
FDLY	•					
FDLY Threshold	VFDLY	Rising edge		1.25		V
FDLY Output Current	IFDLY			10		μA
Reference & LDO						
VREF Output Voltage	Vref	I _{REF} = 50μA	1.225	1.25	1.275	V
VL Output Voltage	Vvl	VIN = 5V, I _{VL} = 0A	3.85	4.25	4.65	V
VL Load Regulation	VvL_Load	V _{IN} = 5V, 0 < I _{VL} < 2mA		-20	-60	mV
Oscillator						
Oscillator Frequency	fsw	Rrt = 300kΩ	400	500	600	kHz
Maximum Duty	DMAX	300kHz to 800kHz		85		%
5VDET						
5VDET Threshold	V5VDET	Falling edge, hys = 50mV	0.92	1	1.08	V
R _{DS(ON)} & Thermal Shutdown						
Internal P-MOSFET On-Resistance	RDS(ON)	VIN = 5V, ILX = 10mA		80	120	mΩ
Thermal Shutdown Temperature	TSD			150		°C

Note 1. Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

- **Note 2.** θ_{JA} is measured under natural convection (still air) at $T_A = 25^{\circ}C$ with the component mounted on a high effective-thermalconductivity four-layer test board on a JEDEC 51-7 thermal measurement standard. θ_{JC} is measured at the exposed pad of the package.
- **Note 3.** Devices are ESD sensitive. Handling precautions are recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.
- **Note 5.** GATE to OUT voltage is internally generated and clamped. External driving at GATE pin is forbidden because it may damage the device.
- Note 6. All currents into device pins are positive, all currents out of device pins are negative. All voltages are referenced to GND unless otherwise specified.

Typical Application Circuit





Typical Operating Characteristics





Inverting Power Off from V_{IN}





HV Switch Turn On from ENHV







HV Switch OCP





HV Switch Turn On from ENHV









RICHTEK

Quiescent Current vs. Ambient Temperature







Application Information

Richtek's component specification does not include the following information in the Application Information section. Thereby no warranty is given regarding its validity and accuracy. Customers should take responsibility to verify their own designs and reserve suitable design margin to ensure the functional suitability of their components and systems.

The RT2910A is a PWM inverting converter integrates HV power switch driver. Features of the inverting converters include programmable constant switching frequency, current mode topology with slope compensation in case of sub-harmonic at over 50% duty cycle operation , internal linear regulator , and internal 0.6V NFB reference with soft-start control allows output voltage to be precisely regulated at adjustable output voltage .Protection features include adjustable current limit and over-temperature protection.

The HV power switch is suited for hot swap applications as an over-voltage protection regulator with programmable current limit threshold equals 50mV that drives an external N-MOSFET as the pass transistor. It features a TMR function for over-voltage protection and over-current protection to avoid N-Channel MOSFET damaged.

It operates from a wide supply voltage range of 5V to 60V. The internal charge pump circuit is included to turn on the N-Channel MOSFET to supply current to the loads with very little power loss.

HV Power Switch Driver

Over-Voltage Protection

The RT2910A is equipped with over-voltage protection (OVP) function. When the voltage at FB pin exceeds a threshold of approximate 1.25V, the MOSFET is turned off. The MOSFET can be turned on again once the voltage at FB pin drops below 1.25V

During this period, the N-MOSFET is still on, and continues to supply current to the load. This allows uninterrupted operation during short over-voltage transient events. When the voltage regulation loop is engaged for longer than the time-out period, set by the timer capacitor connected from the TMR pin to ground, the GATE pin is pulled low to turn off the MOSFET. This prevents the N-MOSFET from being damaged during a long period of over-voltage. The OVP voltage can be set by the following equation: VOUT_OVP = 1.25 x (1 + R3 / R4)

Where, R3 and R4 are the voltage divider from VOUT to GND with the divider center node connected to FB pin.

Over-Current Protection

The RT2910A features an adjustable current limit that protects against short circuits or excessive load current. During an over-current event, the GATE pin is regulated to limit the current sense voltage between the VHV and SNS pins to 50mV. The current limit is set by the following equation:

ILIM = 50mV/RsNs

An over-current fault occurs when the current limit circuitry has been engaged for longer than the time-out delay set by the TMR pin timer capacitor. The GATE pin is then immediately pulled low to GND turning off the MOSFET.

Fault Timer

The RT2910A includes an adjustable fault timer pin. Connecting a capacitor from the TMR pin to ground sets the delay timer period before the MOSFET is turned off. The same capacitor also sets the cool off period before the MOSFET is allowed to turn back on after the fault condition has disappeared. The TMR pin should be tied to ground if this feature is not used.

Once a fault condition, either over-voltage or overcurrent event, is detected, a current source charges up the TMR capacitor. The timer charge up current is fixed around 25μ A. When the voltage at the TMR pin, reaches the 0.6V threshold,

- 1. POK pin is pulled low.
- 2. The ENHV pin is pulled low.
- 3. The VGATE_OUT is pulled low.
- 4. CFDLY start to charge , when VTMR drop to 0.2V.
- 5. POK pin is pulled high again.
- The fault sequence is as Figure 1.





Figure 1. OCP/OVP Fault Sequence

If the fault condition persist, fault sequence as Figure 2. CFDLY is charge to 1.25V POK (ENHV), GATE pull high. HV switch is operation, but fault condition is still exist, CTMR is charge to 1.45V within 3ms TMR blank time. POK (ENHV), GATE pull low again. CTMR is discharge by 3.5uA until 3ms time out. Because POK (ENHV) pull low, so VTMR is discharged to 0.2V, CFDLY start charge again.





MOSEFT Selection

The N-Channel MOSFET load switch is the critical component for the protection circuit. Choosing an appropriate device is not difficult but there are many important requirements. The most important are :

- on-resistance (RDS(ON))
- maximum current rating
- maximum drain-source voltage
- maximum gate-source voltage
- power dissipation and safe operating area (SOA)

gate threshold (for lower VIN applications)

For most of the time the MOSFET will be fully on. In that state, the voltage loss and power dissipation are a simple matter of RDS(ON) and current. Choose a device that doesn't drop more voltage than is acceptable considering the minimum value the intended input voltage and the voltage requirements of the load, and one that can handle the required continuous current.

Avoid logic-level MOSFETs with their low VGS maximum ratings, or add a GATE-VOUT clamp to avoid damaging. The RT2910A GATE drive voltage may be as high as 14V so standard-threshold MOSFETs with 20V VGS ratings are recommended.

When the MOSFET is turned off (whether in shutdown or in OVP or OCP) the full input voltage appears across the MOSFET. Choose a MOSFET with a maximum drain-source voltage exceeding your maximum input surge voltage.

During an over-voltage (OV) event the MOSFET will linear regulate the output voltage delivered to the load. According to the timing determined by the capacitor connected at the TMR pin, the circuit will turn the load on and off periodically until the over-voltage ends. While linear-regulating, the MOSFET will dissipate power and heat up. Since TMR charges at twice the rate that it discharges, the MOSFET will linear regulate with a duty cycle of about 12% during a long continuous OV event. If the OV event is shorter than the TMR charge timing then examine the MOS ET's safe operating area (SOA) graph, using $(V_{HV} - V_{OUT})$ for MOSFET drain to source voltage and ILOAD(VOUT) for the drain current, to determine if the over-voltage event will cause MOSFET damage. It may be helpful to adjust CTMR to meet the MOS ET's SOA limits.

If the OV event lasts more than one TMR cycle then the MOSFET will turn on and off, dissipating power each time it is on and linear regulating and cooling down when it is off. In this case, use one of the longer-timed areas of the SOA graph but adjust the drain current value by the 12% duty cycle of the MOSFET on periods determine if the MOSFET will work. For thermal management, the MOSFET dissipation during long over-voltage events is :

 $PDMOSFET(OV) = DC \times (VHV - VOUT) \times ILOAD(VOUT)$ where DC is the duty cycle of linear regulation, typically about 12%.

During an over-current (OC) event the MOSFET will regulate the output current delivered to the load and the output voltage will collapse to whatever voltage is needed to sustain the OC threshold current. According to the timing determined by the capacitor connected at the TMR pin, the circuit will turn the load on and off periodically until the over-current event ends. While regulating the load current, the MOSFET will dissipate power and heat up. Unlike an OV event, the output voltage and the MOSFET's drain-source voltage may not be easily predicted. If the output is shorted the voltage may collapse nearly to zero, placing the entire input voltage across the MOSFET. Further, this type of event is likely to continue for long periods. If the output voltage during the OC event is not easily determined, use zero for VOUT.

For the rare OC event that is short compared to the TMR timing, examine the MOSFET's safe operating area (SOA) graph, using (VHV - VOUT) for MOSFET drain to source voltage and your IOC_THRESHOLD for drain current, to determine if the over-current event will cause MOSFET damage.

If the OC event lasts more than one TMR cycle then the MOSFET will turn on and off, dissipating power each time it is on and cooling down when it is off. In this case, use one of the longer timed areas of the SOA graph (perhaps the DC area) but adjust the IOC_THRESHOLD value by the 12% duty cycle of the MOSFET on periods to determine if the MOSFET will work. For thermal management, the MOSFET dissipation during long over-current events is :

 $PD_{MOSFET(OC)} = DC \times (V_{HV} - V_{OUT}) \times I_{OC_THRESHOLD}$ where DC is the duty cycle of current regulation, typically about 12%.

Parallel MOSFETs

Select a single MOSFET for most applications. If the R_{DS(ON)} target is very low and difficult to achieve at the necessary voltage rating, multiple devices may be used in parallel. Parallel devices can decrease the voltage drop in normal operation and reduce dissipation. However, SOA requirements must generally be met by a single device.

In OV and OC conditions, GATE will decrease until the programmed output voltage or current is maintained. In that state, the MOSFET with the lowest threshold will carry more current than other parallel MOSFETs with higher thresholds, perhaps dramatically more. It's generally best to assume that one device will be subjected to the entire SOA stress.

Application Design Example

Using the typical applications circuit as a design example with the following specifications: Automotive Application

 V_{HV} = 48V to 55V DC with transients up to 80V.

Output Voltage : VOUT <60V

Current Limit (ILIM) : 10A

Over-voltage Duration : 5ms

Output Over-voltage Protection Setting :

Set the OVP threshold at 58V, choose R4 as 2k and calculate R3 according to the following equation: VOUT OVP = $1.25 \times (1 + R3 / R4)$

Select R3 as a standard 1% value of 91k and calculate the resulting threshold as :

VOUT_OVP = 1.25 x (1 + 91K / 2K) = 58.125V

Calculate the sense resistor, RSNS, according to the following formula :

RSNS = (VSNS / ILIM) = (50m / 10A) = $5m\Omega$

Calculate the power dissipation of RSNS to avoid overheating the sense resistor :

 $PD(RSNS) = 1.2 \text{ x} (ILIM)^2 \text{ x} RSNS = 1.2 \text{ x} (10)^2 \text{ x} 5\text{m}$ = 0.6W

Select a 1W sense resistor consider a parallel combination of lower-wattage resistors.

Over-voltage/Over-current Timer Setting :

Calculate the value of fault timing capacitor (C_{TMR}) using the typical TMR pull-up current and TMR latch threshold with the following formula :

 $C_{TMR} = (t_{LATCH} \times I_{TMR}_{UP}) / V_{TMR} = (5ms \times 25 \mu A) / 1.45$ = 0.086 μ F

Select the standard value of 0.1μ F and calculate the resulting fault timing :

 $T_{Latch} = (C_{TMR} \times V_{TMR}) / I_{TMR} UP = (0.1\mu \times 1.45) / 25\mu = 5.8ms.$

During an over-voltage or over-current event, GATE will

regulate the output voltage or current while CTMR charges. When the voltage on the timing capacitor (VTMR) reaches the fault threshold (VTMR_F, 1.45V typical) GATE will turn off the external MOSFET soon. In the event of a long fault, GATE will turn on and off repeatedly. The on and off timings (tGATE_ON and tGATE_OFF) are controlled by the TMR charge and discharge currents (ITMR_UP and ITMR_DN) and the voltage difference between the TMR latch and unlatch thresholds (VTMR_L - VTMR_UL) :

$$\begin{split} t_{GATE_ON} &= [C_{TMR} \ x \ (V_{TMR_L} - V_{TMR_UL}) \ / \ I_{TMR_UP}] \\ t_{GATE_ON} &= [0.1 \mu F \ x \ (1.45 V - 0.4 V) \ / \ 25 \mu A] = 4.2 ms \\ t_{GATE_OFF} &= [C_{TMR} \ x \ (V_{TMR_L} - V_{TMR_UL}) \ / \ I_{TMR_DN}] \\ t_{GATE_OFF} &= [0.1 \mu F \ x \ (1.45 V - 0.4 V) \ / \ 3.5 \mu A] = 30 ms \end{split}$$

Choose the MOSFET

Select the MOSFET VDS rating, allowing for your maximum input voltage and transients. Then select an operating RDS(ON) to meet any voltage drop specifications and your on-state dissipation allowance. Finally, its package must be able to handle that dissipation and control its operating temperature.

Most manufacturers list a maximum RDS(ON) at 25°C and provide a typical characteristics curve from which values at other temperatures can be estimated. You can also use the below equation to estimate maximum RDS(ON) from the 25°C specification :

 $RDS(ON)_MAX = TJ(MAX) - 25^{\circ}C) \times 0.5\% / 1^{\circ}C$

Given the 48V minimum input and the 10A output current, the R_{DS(ON)} must be very low to avoid dropping a large percentage of the input voltage. To limit the drop to 1% of 48V (48mV) requires an 4.8m Ω maximum. The package needs to dissipate about (10A)² x 4.8m Ω = 0.48W into a hot automotive ambient temperature.

Something like the IR Rectifier IRFS4310PbF, with its V_{D-S} at 100V rating, $5.6m\Omega$ R_{DS(ON)} (typ.) can be to parallel in order to reduce thermal on MOSFET. D²PAK package should be more than adequate.

PWM Inverting Converter

Internal Soft-start

The RT2910A feature a "digital soft-start" that is preset and requires no external capacitor. Upon startup, the NFB threshold decrements from the reference voltage 0.6V in 128 steps, and each step is 18 clock cycle. So soft-start time can be calculated as below

Tss = (128 x 18) / Fs

Where Fs is PWM switching frequency.

Soft-start is implemented:

- 1. When exiting under-voltage lockout.
- 2. When V5VDET is above 1V.
- 3. When exiting OTP.

Once POK is high, soft-stare is canceled and NFB reference pulled to 0.6V immediately.

Internal Regulator

The RT2910A incorporates an internal low-dropout regulator (LDO). This LDO has a 4.25V output and provides PWM converter internal circuit power request. The internal LDO has under-voltage lockout circuit which monitors the voltage of VL. The under-voltage lockout threshold is typical 3.6V. For best performance, it is recommended to connect VL to VIN when the input supply is less than 4.5V and connect a 0.47μ F capacitor to GND to compensate loop and decoupling.

UVLO (Under-Voltage Lockout)

The RT2910A have an internal under-voltage lockout circuit that monitors the voltage of VIN. If VIN falls below the UVLO threshold (Typ. 3.5V) the control logic turns off the internal P-MOSFET. The other internal circuits are still powered and operating. When VIN higher than UVLO falling threshold plus 100mV, the RT2910A resumes operation from a start-up condition (soft-start).

Oscillator Frequency

The RT2910A is a current mode constant switching frequency converter and it provides the RT pin for switching frequency setting. User can set switching frequency by resistor (RTON) connected from the RT pin to GND. The switching frequency calculation is shown as below :

Fs = 1 / [(R // RTON) x C + 0.2294 μ s] Where R is inverting resistor: R = 325k Ω C = 11.4pF

RT2910A

Power On/Off Sequence :

The RT2910A use a POK indicator to enable HV-Switch gate driver.

Connects POK pin and ENHV pin. POK pulls high to enable HV-Switch gate driver to turn on external N-MOSFET.

POK go high must satisfy the below conditions :

- 1. VIN is above POR threshold.
- 2. VTMR is lower than 0.6V (HV Switch protection is not triggered).
- 3. VSFB pin is lower than 0.6V.
- 4. V5VDET pin is above 1V.
- 5. Not in OTP status.

In order to avoid inrush current on inductor, we suggest POK rising when NVout = -4.75V (95% of NVout = -5V)

The power on sequence must be NVouT rising to 4.75V then POK pull high to enable HV-Switch driver to turn on N-MOSFET, the power off sequence must be HV-Switch output voltage falling to 10% level, then NVouT start to falling.

The detail power on/off sequence is as Figure 3.

The power on/off sequence bases on typical application circuit.









Connect a resistor divider at SFB between NVOUT and VREF to adjust POK falling edge threshold. The threshold voltage is set according to the following equation :

NVOUT = VREF - (VREF - VSFB) x [(RSFB1 + RSFB2) /RSFB2]

Where V_{REF} is a reference voltage, V_{SFB} is scaled output voltage.



Figure 4. POK Threshold Voltage and Fault Delay Time Setting

Set Fault delay time by connecting FDLY pin with a capacitor (CDLY) to GND. It utilizes the internal 10μ A current source to charge CDLY to 1.25V when VTMR is over 0.6V threshold voltage. This calculation formula is as below :

CDLY X VREF = IC X TDLY



TDLY = (CDLY X VREF) / IC

Where VREF is 1.25V, IC is internal current source (Typ. $10\mu A$) and CDLY is external component.

The RT2910A has a FDLY pin discharge monitor circuit to ensure the FDLY pin charging starts when the FDLY pin voltage is low enough (Typ. 0.2V). The function avoids POK low short pulse and provides enough Fault delay time. The detail sequence of FDLY pin is as Figure 5.



Figure 5. Fault Sequence when OC/OV

Current Limit

The RT2910A provides a cycle-by-cycle current limit control. The current limit circuit implement a peak current sensing mechanism. If the inductor current is over the current limit threshold, the PWM controller turns off the internal P-MOSFET to stop charging the inductor. The RT2910A sensing the inductor current by an external sensing resistor. We suggest that the OCP trigger point is set at 1.1 to 1.5 times of load current, where, we select 1.25 times.

The current limit calculation formula as below :

 $I_{L_{OC}} = [(I_{OUT} \times 1.25) / (1 - D)]$

RSENSE = VCS_REF / IL_OC

Where VCS REF is current limit threshold.





Output Voltage Setting

Connect a resistor divider at the NFB pin and VREF pin to adjust the output voltage. The output voltage is set according to the following equation :

NVOUT = VREF - (VREF - VNFB) x [(RNFB1 + RNFB2) /RNFB2]

Where V_{REF} is a reference voltage 1.25V, V_{NFB} is scaled output voltage.



Figure 7. Setting Output Voltage with a Voltage Divider

Input Capacitor selection

High quality ceramic input decoupling capacitor, such as X5R or X7R, with values greater than 20μ F are recommended for the input capacitor. The X5R and X7R ceramic capacitors are usually selected for power regulator capacitors because the dielectric material has less capacitance variation and more temperature stability.

Voltage rating and current rating are the key parameters when selecting an input capacitor. Generally, selecting an input capacitor with voltage rating 1.5 times greater than the maximum input voltage is a conservatively safe design.

The next step is to select a proper capacitor for RMS current rating. One good design uses more than one capacitor with low Equivalent Series Resistance (ESR) in parallel to from a capacitor bank.

The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be approximately calculated using the following equation : $\Delta V = [I_{IN} \times (1 - D)] / (C_{IN} \times F_S) = (I_O \times D) / (C_{IN} \times F_S)$ $C_{IN} = (I_O \times D) / (\Delta V \times F_S)$

Output Capacitor Selection

The purpose of the output capacitor is to reduce the output ripple. We can use the following equation to calculation COUT.

COUT > (IOUT x DMAX) / Δ VOUT x Fs

When load transient condition occurs, the output

capacitor supplies the load current before the controller can respond.

Therefore, the ESR will dominate the output voltage SAG during load transient. The output voltage undershoot (VSAG) can be calculated by the following equation :

VSAG = Δ ILOAD * ESR

For a given output voltage sag specification, the ESR value can be determined.

Another parameter that has influence on the output voltage sag is the equivalent series inductance (ESL). The rapid change in load current results in di/dt during transient.

Therefore, the ESL contributes to part of the voltage sag. Using a capacitor with low ESL can obtain better transient performance. Generally, using several capacitors connected in parallel can have better transient performance than using a single capacitor for the same total ESR.

Inductor selection

There are different ways to calculate the required inductance. A good way to do this is to design the inductor current ripple current ΔI_{L} between 20%~30% of the average inductor current IL. This will make the regulator designed into a good load transient response with an acceptable output ripple voltage.

Therefore, we suggest peak-to peak inductor current ripple ΔI_L is designed as :

$$\begin{split} \Delta I_L &= 0.2 \text{ to } 0.3 \text{ x } I_L \\ \text{So required inductance :} \\ L &= (V_{IN} \text{ x } D) / (F_S \text{ x } \Delta I_L) \\ \text{Where } D &= V_{OUT} / (V_{IN} + V_{OUT}) \end{split}$$

Thermal Protection

The device implements an internal thermal shutdown function when the junction temperature exceeds 150°C. The thermal shutdown forces the device to stop loop regulation and pull low POK. Once OTP release, the RT2910A will soft-start again.

Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature $T_{J(MAX)}$, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power

dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula :

 $\mathsf{P}\mathsf{D}(\mathsf{M}\mathsf{A}\mathsf{X}) = (\mathsf{T}\mathsf{J}(\mathsf{M}\mathsf{A}\mathsf{X}) - \mathsf{T}\mathsf{A}) / \theta \mathsf{J}\mathsf{A}$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-toambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-

ambient thermal resistance, θ_{JA} , is highly package dependent. For a WQFN-24L 5x5 package, the thermal resistance, θ_{JA} , is 28°C/W on a standard JEDEC 51-7 high effective-thermal-conductivity four-layer test board. The maximum power dissipation at T_A = 25°C can be calculated as below :

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (28^{\circ}C/W) = 3.57W$ for a WQFN-24L 5x5 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed $T_{J(MAX)}$ and the thermal resistance, θ_{JA} . The derating curves in Figure 2 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.



Figure 8. Derating Curve of Maximum Power Dissipation

RT2910A Outline Dimension



2



Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Symbol	Dimensions I	n Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
А	0.700	0.800	0.028	0.031	
A1	0.000	0.050	0.000	0.002	
A3	0.175	0.250	0.007	0.010	
b	0.250	0.350	0.010	0.014	
D	4.950	5.050	0.195	0.199	
D2	3.100	3.400	0.122	0.134	
E	4.950	5.050	0.195	0.199	
E2	3.100	3.400	0.122	0.134	
е	0.6	650	0.0)26	
L	0.350	0.450	0.014	0.018	

W-Type 24L QFN 5x5 Package

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.





Datasheet Revision History

Version	Date	Description	Item
01	2023/5/30	Modify	Typical Application Circuit on P9 Application Information on P13