

# Multi-Phase PWM Controller for CPU Core Power Supply

# **General Description**

The RT3607CE is an IMVP8 compliant CPU power controller which includes two voltage rails: a 4/3/2/1 phase synchronous Buck controller, the CORE VR, a 3/2/1 phase synchronous Buck controller, the AXG VR. The RT3607CE adopts G-NAVP<sup>TM</sup> (Green Native AVP) which is Richtek's proprietary topology derived from finite DC gain of EA amplifier with current mode control, making it easy to set the droop to meet all Intel CPU requirements of AVP (Adaptive Voltage Positioning). Based on the G-NAVP<sup>TM</sup> topology, the RT3607CE also features a quick response mechanism for optimized AVP performance during load transient. The RT3607CE supports mode transition function with various operating states. A serial VID (SVID) interface is built in the RT3607CE to communicate with Intel IMVP8 compliant CPU. The RT3607CE supports VID on-the-fly function with three different slew rates: Fast, Slow and Decay. By utilizing the G-NAVP<sup>TM</sup> topology, the operating frequency of the RT3607CE varies with VID, load and input voltage to further enhance the efficiency even in CCM. Moreover, the G-NAVP<sup>TM</sup> with CCRCOT (Constant Current Ripple COT) technology provides superior output voltage ripple over the entire input/output range. The builtin high accuracy DAC converts the SVID code ranging from 0.25V to 1.52V with 5mV per step. The RT3607CE integrates a high accuracy ADC for platform setting functions, such as quick response trigger level or overcurrent level. Besides, the setting function also supposes this two rails address exchange. The RT3607CE provides VR ready output signals. It also features complete fault protection functions including over-voltage (OV), negative voltage (NV), over-current (OC) and under-voltage lockout (UVLO). The RT3607CE is available in the WQFN-56L 6x6 small foot print package.


### **Features**

- Intel IMVP8 Serial VID Interface Compatible Power Management States
- 4/3/2/1 Phase (Core) + 3/2/1 Phase (AXG) PWM Controller
- G-NAVP<sup>™</sup> (Green Native Adaptive Voltage Positioning) Topology
- 0.5% DAC Accuracy
- Differential Remote Voltage Sensing
- Built-in ADC for Platform Programming
- Accurate Current Balance
- System Thermal Compensated AVP
- Diode Emulation Mode at Light Load Condition for Single Phase Operation
- Fast Transient Response
- VR Ready Indicator
- Thermal Throttling
- Current Monitor Output
- OVP, OCP, NVP, UVLO
- Slew Rate Setting/Address Flip Function
- Rail Address Flexibility
- DVID Enhancement

# **Applications**

- IMVP8 Intel Core Supply
- Notebook/ Desktop Computer Multi-phase CPU Core Supply
- AVP Step-Down Converter

# **Simplified Application Circuit**





# **Ordering Information**

RT3607CE□□

<sup>∟</sup>Package Type

QW: WQFN-56L 6x6 (W-Type)

—Lead Plating System

G : Green (Halogen Free and Pb Free)
Z : ECO (Ecological Element with
Halogen Free and Pb free)

Note:

Richtek products are:

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.

# **Marking Information**


RT3607CEGQW

RT3607CE GQW YMDNN RT3607CEGQW : Product Number

YMDNN: Date Code

# **Pin Configuration**

(TOP VIEW)



RT3607CEZQW

RT3607CE ZQW YMDNN

RT3607CEZQW: Product Number

YMDNN: Date Code

**Functional Pin Description** 

| Pin No                | Pin Name   | Pin Function   |
|-----------------------|------------|--|
| 1                     | TSEN       | Thermal sense input for CORE VR.   |
| 5, 6, 2, 9            | ISEN[1:4]P | Positive current sense inputs of multi-phase core VR Channel 1, 2, 3 and 4.  |
| 4, 7, 3, 8            | ISEN[1:4]N | Negative current sense inputs of multi-phase core VR Channel 1, 2, 3 and 4.  |
| 10                    | FB         | Negative input of the error amplifier. This pin is for CORE VR output voltage feedback to controller.  |
| 11                    | COMP       | CORE VR compensation. This pin is error amplifier output pin.  |
| 12                    | VSEN       | CORE VR voltage sense input. This pin is connected to the terminal of CORE VR output voltage.  |
| 13                    | RGND       | Return ground for CORE VR. This pin is the negative node of the differential remote voltage sensing.   |
| 14                    | SET1       | 1 <sup>st</sup> platform setting. Platform can use this pin to set OCS, DVID threshold and ICCMAX for CORE VR.   |
| 15                    | SET2       | 2 <sup>nd</sup> platform setting. Platform can use this pin to set RSET, QRTH, QR width and DVID width for CORE VR. Add to moreover, SET2 pin features a special function for users to confirm the soldering condition of the controller under zero VBOOT condition. Connect the SET2 pin to 5V and turn on the EN pin, if the soldering is good, both rails will output 0.8V. |
| 16, 28, 30, 44,<br>56 | NC         | No internal connection.  |




| Pin No              | Pin Name    | Pin Function  |
|---------------------|-------------|---|
| 17                  | SET3        | 3 <sup>rd</sup> platform setting. Platform can use this pin to set VR address, Zero load-line, Al gain, Disable DVID compensation, Decrease GTU and SA ramp (only in maximum phase = 1-phase), high frequency ramp, DVID slew rate. |
| 18                  | SETA1       | 1 <sup>st</sup> platform setting. Platform can use this pin to set OCS, DVID threshold and ICCMAX for AXG VR.   |
| 19                  | SETA2       | $2^{\text{nd}}$ platform setting. Platform can use this pin to set RSET, QRTH, QR width and DVID width for AXG VR.  |
| 20                  | IMON        | CPU CORE current monitor output. This pin outputs a voltage proportional to the loading current.  |
| 21                  | VREF        | Fixed 0.6V output reference voltage. This voltage is only used to offset the output voltage of IMON pin. Between this pin and GND must be placed a exact $0.47\mu F$ decoupling capacitor and a $1\Omega$ resistor.                 |
| 22                  | IMONA       | CPU AXG current monitor output. This pin outputs a voltage proportional to the loading current.   |
| 23                  | VR_HOT      | Thermal monitor output, this pin is active low.   |
| 24                  | ALERT       | SVID alert. (active low)  |
| 25                  | VDIO        | VR and CPU data transmission interface.   |
| 26                  | VCLK        | Synchronous clock from the CPU.   |
| 27                  | EN          | VR enable control input.  |
| 29                  | VCC         | Controller power supply. Connect this pin to 5V and place a decoupling capacitor $2.2\mu F$ at least. The decoupling capacitor is as close VR controller as possible.   |
| 31                  | IBIAS       | Internal bias current setting. Connect a $100k\Omega$ resistor from this pin tied to GND to set the internal current. Don't connect a bypass pass capacitor from this pin to GND.   |
| 32                  | RGNDA       | Return ground for AXG VR. This pin is the negative node of the differential remote voltage sensing.   |
| 33                  | VSENA       | AXG VR voltage sense input. This pin is connected to the terminal of AXG VR output voltage.   |
| 34                  | COMPA       | AXG VR compensation. This pin is error amplifier output pin.  |
| 35                  | FBA         | Negative input of the error amplifier. This pin is for AXG VR output voltage feedback to controller.  |
| 36, 39, 40          | ISENA[1:3]N | Negative current sense inputs of multi-phase AXG VR channel 1, 2 and 3.   |
| 37, 38, 41          | ISENA[1:3]P | Positive current sense inputs of multi-phase AXG VR channel 1, 2 and 3.   |
| 42                  | TSENA       | Thermal sense input for AXG VR.   |
| 43                  | TONSETA     | AXG VR on-time setting. A on-time setting resistor is connected from this pin to input voltage.   |
| 45                  | DVD         | Divided input voltage Detection of Power Stage. Connect this pin to a voltage divider from input voltage of power stage to detect input voltage.  |
| 46, 47, 48          | PWMA[1:3]   | PWM outputs for AXG VR of channel 1, 2 and 3.   |
| 49                  | PS4         | External driver enable control. Connecting to driver enable pin. As received PS4 command, this pin will be low state.   |
| 50, 51, 52, 53      | PWM[1:4]    | PWM outputs for CORE VR of channel 1, 2, 3 and 4.   |
| 54                  | PGOOD       | VR ready indicator.   |
| 55                  | TONSET      | CORE VR on-time setting. A on-time setting resistor is connected from this pin to input voltage.  |
| 57<br>(Exposed Pad) | GND         | Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.   |

DS3607CE-02 October 2017 www.richtek.com



# **Functional Block Diagram**





# **Operation**

The RT3607CE adopts G-NAVP<sup>TM</sup> (Green Native AVP) which is Richtek's proprietary topology derived from finite DC gain of EA amplifier with current mode control, making it easy to set the droop to meet all Intel CPU requirements of AVP (Adaptive Voltage Positioning).

The G-NAVP<sup>TM</sup> controller is one type of current mode constant on-time control with DC offset cancellation. The approach can not only improve DC offset problem for increasing system accuracy but also provide fast transient response. When current feedback signal reaches COMP signal, the RT3607CE generates an on-time width to achieve PWM modulation.

#### **TON GEN/Driver Interface**

Generate the PWM1 to PWM4 sequentially according to the phase control signal from the Loop Control/Protection Logic. Pulse width is determined by current balance result and TONSET pin setting. Once quick response mechanism is triggered, VR will allow all PWM to turn on at the same time. PWM status is also controlled by Protection Logic. Different protections may cause different PWM status (Both High-Z or LG turn-on).

# SVID Interface/Configuration Registers/Control Logic

The interface receives the SVID signal from CPU and sends the relative signals to Loop Control/Protection Logic for loop control to execute the action by CPU. The registers save the pin setting data from ADC output. The Control Logic controls the ADC timing, generates the digital code of the VID for VSEN voltage.

### **Loop Control/Protection Logic**

It controls the power on sequence, the protection behavior, and the operational phase number.

#### **MUX and ADC**

The MUX supports the inputs from SET1, SET2, SET3, SETA1, SETA2, IMONI\_M, IMONI\_A, TSEN or TSENA. The ADC converts these analog signals to digital codes for reporting or performance adjustment.

#### **Current Balance**

Each phase current sense signal is sent to the current balance circuit which adjusts the on-time of each phase to optimize current sharing.

#### Offset Cancellation

Cancel the current/voltage ripple issue to get the accurate VSEN.

#### **UVLO**

Detect the DVD and VCC voltage and issue POR signal as they are high enough.

#### DAC

Generate an analog signal according to the digital code generated by Control Logic.

#### **Soft-Start & Slew Rate Control**

Control the Dynamic VID slew rate of DAC according to the SetVID fast or SetVID slow.

### **Error Amp**

Error amplifier generates COMP/COMPA signal by the difference between VSEN/VSENA and FB/FBA.

#### RSET/RSETA

The Ramp generator is designed to improve noise immunity and reduce jitter.

#### **PWM CMP**

The PWM comparator compares COMP signal and current feedback signal to generate a signal for TON trigger.

### **IMON Filter**

IMON Filter is used for average sum current signal by analog RC filter.

Table 1. IMVP8 VID Code Table

| VID7 | VID6 | VID5 | VID4 | VID3 | VID2 | VID1 | VID0 | HEX | Voltage (V) |
|------|------|------|------|------|------|------|------|-----|-------------|
| 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 01  | 0.25        |
| 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 02  | 0.255       |
| 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 03  | 0.26        |
| 0    | 0    | 0    | 0    | 0    | 1    | 0    | 0    | 04  | 0.265       |
| 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1    | 05  | 0.27        |
| 0    | 0    | 0    | 0    | 0    | 1    | 1    | 0    | 06  | 0.275       |
| 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 07  | 0.28        |
| 0    | 0    | 0    | 0    | 1    | 0    | 0    | 0    | 08  | 0.285       |
| 0    | 0    | 0    | 0    | 1    | 0    | 0    | 1    | 09  | 0.29        |
| 0    | 0    | 0    | 0    | 1    | 0    | 1    | 0    | 0A  | 0.295       |
| 0    | 0    | 0    | 0    | 1    | 0    | 1    | 1    | 0B  | 0.3         |
| 0    | 0    | 0    | 0    | 1    | 1    | 0    | 0    | 0C  | 0.305       |
| 0    | 0    | 0    | 0    | 1    | 1    | 0    | 1    | 0D  | 0.31        |
| 0    | 0    | 0    | 0    | 1    | 1    | 1    | 0    | 0E  | 0.315       |
| 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 0F  | 0.32        |
| 0    | 0    | 0    | 1    | 0    | 0    | 0    | 0    | 10  | 0.325       |
| 0    | 0    | 0    | 1    | 0    | 0    | 0    | 1    | 11  | 0.33        |
| 0    | 0    | 0    | 1    | 0    | 0    | 1    | 0    | 12  | 0.335       |
| 0    | 0    | 0    | 1    | 0    | 0    | 1    | 1    | 13  | 0.34        |
| 0    | 0    | 0    | 1    | 0    | 1    | 0    | 0    | 14  | 0.345       |
| 0    | 0    | 0    | 1    | 0    | 1    | 0    | 1    | 15  | 0.35        |
| 0    | 0    | 0    | 1    | 0    | 1    | 1    | 0    | 16  | 0.355       |
| 0    | 0    | 0    | 1    | 0    | 1    | 1    | 1    | 17  | 0.36        |
| 0    | 0    | 0    | 1    | 1    | 0    | 0    | 0    | 18  | 0.365       |
| 0    | 0    | 0    | 1    | 1    | 0    | 0    | 1    | 19  | 0.37        |
| 0    | 0    | 0    | 1    | 1    | 0    | 1    | 0    | 1A  | 0.375       |
| 0    | 0    | 0    | 1    | 1    | 0    | 1    | 1    | 1B  | 0.38        |
| 0    | 0    | 0    | 1    | 1    | 1    | 0    | 0    | 1C  | 0.385       |
| 0    | 0    | 0    | 1    | 1    | 1    | 0    | 1    | 1D  | 0.39        |
| 0    | 0    | 0    | 1    | 1    | 1    | 1    | 0    | 1E  | 0.395       |
| 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 1F  | 0.4         |
| 0    | 0    | 1    | 0    | 0    | 0    | 0    | 0    | 20  | 0.405       |
| 0    | 0    | 1    | 0    | 0    | 0    | 0    | 1    | 21  | 0.41        |
| 0    | 0    | 1    | 0    | 0    | 0    | 1    | 0    | 22  | 0.415       |
| 0    | 0    | 1    | 0    | 0    | 0    | 1    | 1    | 23  | 0.42        |
| 0    | 0    | 1    | 0    | 0    | 1    | 0    | 0    | 24  | 0.425       |



| VID7 | VID6 | VID5 | VID4 | VID3 | VID2 | VID1 | VID0 | HEX | Voltage (V) |
|------|------|------|------|------|------|------|------|-----|-------------|
| 0    | 0    | 1    | 0    | 0    | 1    | 0    | 1    | 25  | 0.43        |
| 0    | 0    | 1    | 0    | 0    | 1    | 1    | 0    | 26  | 0.435       |
| 0    | 0    | 1    | 0    | 0    | 1    | 1    | 1    | 27  | 0.44        |
| 0    | 0    | 1    | 0    | 1    | 0    | 0    | 0    | 28  | 0.445       |
| 0    | 0    | 1    | 0    | 1    | 0    | 0    | 1    | 29  | 0.45        |
| 0    | 0    | 1    | 0    | 1    | 0    | 1    | 0    | 2A  | 0.455       |
| 0    | 0    | 1    | 0    | 1    | 0    | 1    | 1    | 2B  | 0.46        |
| 0    | 0    | 1    | 0    | 1    | 1    | 0    | 0    | 2C  | 0.465       |
| 0    | 0    | 1    | 0    | 1    | 1    | 0    | 1    | 2D  | 0.47        |
| 0    | 0    | 1    | 0    | 1    | 1    | 1    | 0    | 2E  | 0.475       |
| 0    | 0    | 1    | 0    | 1    | 1    | 1    | 1    | 2F  | 0.48        |
| 0    | 0    | 1    | 1    | 0    | 0    | 0    | 0    | 30  | 0.485       |
| 0    | 0    | 1    | 1    | 0    | 0    | 0    | 1    | 31  | 0.49        |
| 0    | 0    | 1    | 1    | 0    | 0    | 1    | 0    | 32  | 0.495       |
| 0    | 0    | 1    | 1    | 0    | 0    | 1    | 1    | 33  | 0.5         |
| 0    | 0    | 1    | 1    | 0    | 1    | 0    | 0    | 34  | 0.505       |
| 0    | 0    | 1    | 1    | 0    | 1    | 0    | 1    | 35  | 0.51        |
| 0    | 0    | 1    | 1    | 0    | 1    | 1    | 0    | 36  | 0.515       |
| 0    | 0    | 1    | 1    | 0    | 1    | 1    | 1    | 37  | 0.52        |
| 0    | 0    | 1    | 1    | 1    | 0    | 0    | 0    | 38  | 0.525       |
| 0    | 0    | 1    | 1    | 1    | 0    | 0    | 1    | 39  | 0.53        |
| 0    | 0    | 1    | 1    | 1    | 0    | 1    | 0    | 3A  | 0.535       |
| 0    | 0    | 1    | 1    | 1    | 0    | 1    | 1    | 3B  | 0.54        |
| 0    | 0    | 1    | 1    | 1    | 1    | 0    | 0    | 3C  | 0.545       |
| 0    | 0    | 1    | 1    | 1    | 1    | 0    | 1    | 3D  | 0.55        |
| 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 3E  | 0.555       |
| 0    | 0    | 1    | 1    | 1    | 1    | 1    | 1    | 3F  | 0.56        |
| 0    | 1    | 0    | 0    | 0    | 0    | 0    | 0    | 40  | 0.565       |
| 0    | 1    | 0    | 0    | 0    | 0    | 0    | 1    | 41  | 0.57        |
| 0    | 1    | 0    | 0    | 0    | 0    | 1    | 0    | 42  | 0.575       |
| 0    | 1    | 0    | 0    | 0    | 0    | 1    | 1    | 43  | 0.58        |
| 0    | 1    | 0    | 0    | 0    | 1    | 0    | 0    | 44  | 0.585       |
| 0    | 1    | 0    | 0    | 0    | 1    | 0    | 1    | 45  | 0.59        |
| 0    | 1    | 0    | 0    | 0    | 1    | 1    | 0    | 46  | 0.595       |
| 0    | 1    | 0    | 0    | 0    | 1    | 1    | 1    | 47  | 0.6         |
| 0    | 1    | 0    | 0    | 1    | 0    | 0    | 0    | 48  | 0.605       |
| 0    | 1    | 0    | 0    | 1    | 0    | 0    | 1    | 49  | 0.61        |



| VID7 | VID6 | VID5 | VID4 | VID3 | VID2 | VID1 | VID0 | HEX | Voltage (V) |
|------|------|------|------|------|------|------|------|-----|-------------|
| 0    | 1    | 0    | 0    | 1    | 0    | 1    | 0    | 4A  | 0.615       |
| 0    | 1    | 0    | 0    | 1    | 0    | 1    | 1    | 4B  | 0.62        |
| 0    | 1    | 0    | 0    | 1    | 1    | 0    | 0    | 4C  | 0.625       |
| 0    | 1    | 0    | 0    | 1    | 1    | 0    | 1    | 4D  | 0.63        |
| 0    | 1    | 0    | 0    | 1    | 1    | 1    | 0    | 4E  | 0.635       |
| 0    | 1    | 0    | 0    | 1    | 1    | 1    | 1    | 4F  | 0.64        |
| 0    | 1    | 0    | 1    | 0    | 0    | 0    | 0    | 50  | 0.645       |
| 0    | 1    | 0    | 1    | 0    | 0    | 0    | 1    | 51  | 0.65        |
| 0    | 1    | 0    | 1    | 0    | 0    | 1    | 0    | 52  | 0.655       |
| 0    | 1    | 0    | 1    | 0    | 0    | 1    | 1    | 53  | 0.66        |
| 0    | 1    | 0    | 1    | 0    | 1    | 0    | 0    | 54  | 0.665       |
| 0    | 1    | 0    | 1    | 0    | 1    | 0    | 1    | 55  | 0.67        |
| 0    | 1    | 0    | 1    | 0    | 1    | 1    | 0    | 56  | 0.675       |
| 0    | 1    | 0    | 1    | 0    | 1    | 1    | 1    | 57  | 0.68        |
| 0    | 1    | 0    | 1    | 1    | 0    | 0    | 0    | 58  | 0.685       |
| 0    | 1    | 0    | 1    | 1    | 0    | 0    | 1    | 59  | 0.69        |
| 0    | 1    | 0    | 1    | 1    | 0    | 1    | 0    | 5A  | 0.695       |
| 0    | 1    | 0    | 1    | 1    | 0    | 1    | 1    | 5B  | 0.7         |
| 0    | 1    | 0    | 1    | 1    | 1    | 0    | 0    | 5C  | 0.705       |
| 0    | 1    | 0    | 1    | 1    | 1    | 0    | 1    | 5D  | 0.71        |
| 0    | 1    | 0    | 1    | 1    | 1    | 1    | 0    | 5E  | 0.715       |
| 0    | 1    | 0    | 1    | 1    | 1    | 1    | 1    | 5F  | 0.72        |
| 0    | 1    | 1    | 0    | 0    | 0    | 0    | 0    | 60  | 0.725       |
| 0    | 1    | 1    | 0    | 0    | 0    | 0    | 1    | 61  | 0.73        |
| 0    | 1    | 1    | 0    | 0    | 0    | 1    | 0    | 62  | 0.735       |
| 0    | 1    | 1    | 0    | 0    | 0    | 1    | 1    | 63  | 0.74        |
| 0    | 1    | 1    | 0    | 0    | 1    | 0    | 0    | 64  | 0.745       |
| 0    | 1    | 1    | 0    | 0    | 1    | 0    | 1    | 65  | 0.75        |
| 0    | 1    | 1    | 0    | 0    | 1    | 1    | 0    | 66  | 0.755       |
| 0    | 1    | 1    | 0    | 0    | 1    | 1    | 1    | 67  | 0.76        |
| 0    | 1    | 1    | 0    | 1    | 0    | 0    | 0    | 68  | 0.765       |
| 0    | 1    | 1    | 0    | 1    | 0    | 0    | 1    | 69  | 0.77        |
| 0    | 1    | 1    | 0    | 1    | 0    | 1    | 0    | 6A  | 0.775       |
| 0    | 1    | 1    | 0    | 1    | 0    | 1    | 1    | 6B  | 0.78        |
| 0    | 1    | 1    | 0    | 1    | 1    | 0    | 0    | 6C  | 0.785       |
| 0    | 1    | 1    | 0    | 1    | 1    | 0    | 1    | 6D  | 0.79        |
| 0    | 1    | 1    | 0    | 1    | 1    | 1    | 0    | 6E  | 0.795       |



| VID7 | VID6 | VID5 | VID4 | VID3 | VID2 | VID1 | VID0 | HEX | Voltage (V) |
|------|------|------|------|------|------|------|------|-----|-------------|
| 0    | 1    | 1    | 0    | 1    | 1    | 1    | 1    | 6F  | 0.8         |
| 0    | 1    | 1    | 1    | 0    | 0    | 0    | 0    | 70  | 0.805       |
| 0    | 1    | 1    | 1    | 0    | 0    | 0    | 1    | 71  | 0.81        |
| 0    | 1    | 1    | 1    | 0    | 0    | 1    | 0    | 72  | 0.815       |
| 0    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 73  | 0.82        |
| 0    | 1    | 1    | 1    | 0    | 1    | 0    | 0    | 74  | 0.825       |
| 0    | 1    | 1    | 1    | 0    | 1    | 0    | 1    | 75  | 0.83        |
| 0    | 1    | 1    | 1    | 0    | 1    | 1    | 0    | 76  | 0.835       |
| 0    | 1    | 1    | 1    | 0    | 1    | 1    | 1    | 77  | 0.84        |
| 0    | 1    | 1    | 1    | 1    | 0    | 0    | 0    | 78  | 0.845       |
| 0    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 79  | 0.85        |
| 0    | 1    | 1    | 1    | 1    | 0    | 1    | 0    | 7A  | 0.855       |
| 0    | 1    | 1    | 1    | 1    | 0    | 1    | 1    | 7B  | 0.86        |
| 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 7C  | 0.865       |
| 0    | 1    | 1    | 1    | 1    | 1    | 0    | 1    | 7D  | 0.87        |
| 0    | 1    | 1    | 1    | 1    | 1    | 1    | 0    | 7E  | 0.875       |
| 0    | 1    | 1    | 1    | 1    | 1    | 1    | 1    | 7F  | 0.88        |
| 1    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 80  | 0.885       |
| 1    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 81  | 0.89        |
| 1    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 82  | 0.895       |
| 1    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 83  | 0.9         |
| 1    | 0    | 0    | 0    | 0    | 1    | 0    | 0    | 84  | 0.905       |
| 1    | 0    | 0    | 0    | 0    | 1    | 0    | 1    | 85  | 0.91        |
| 1    | 0    | 0    | 0    | 0    | 1    | 1    | 0    | 86  | 0.915       |
| 1    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 87  | 0.92        |
| 1    | 0    | 0    | 0    | 1    | 0    | 0    | 0    | 88  | 0.925       |
| 1    | 0    | 0    | 0    | 1    | 0    | 0    | 1    | 89  | 0.93        |
| 1    | 0    | 0    | 0    | 1    | 0    | 1    | 0    | 8A  | 0.935       |
| 1    | 0    | 0    | 0    | 1    | 0    | 1    | 1    | 8B  | 0.94        |
| 1    | 0    | 0    | 0    | 1    | 1    | 0    | 0    | 8C  | 0.945       |
| 1    | 0    | 0    | 0    | 1    | 1    | 0    | 1    | 8D  | 0.95        |
| 1    | 0    | 0    | 0    | 1    | 1    | 1    | 0    | 8E  | 0.955       |
| 1    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 8F  | 0.96        |
| 1    | 0    | 0    | 1    | 0    | 0    | 0    | 0    | 90  | 0.965       |
| 1    | 0    | 0    | 1    | 0    | 0    | 0    | 1    | 91  | 0.97        |
| 1    | 0    | 0    | 1    | 0    | 0    | 1    | 0    | 92  | 0.975       |
| 1    | 0    | 0    | 1    | 0    | 0    | 1    | 1    | 93  | 0.98        |



| VID7 | VID6 | VID5 | VID4 | VID3 | VID2 | VID1 | VID0 | HEX | Voltage (V) |
|------|------|------|------|------|------|------|------|-----|-------------|
| 1    | 0    | 0    | 1    | 0    | 1    | 0    | 0    | 94  | 0.985       |
| 1    | 0    | 0    | 1    | 0    | 1    | 0    | 1    | 95  | 0.99        |
| 1    | 0    | 0    | 1    | 0    | 1    | 1    | 0    | 96  | 0.995       |
| 1    | 0    | 0    | 1    | 0    | 1    | 1    | 1    | 97  | 1           |
| 1    | 0    | 0    | 1    | 1    | 0    | 0    | 0    | 98  | 1.005       |
| 1    | 0    | 0    | 1    | 1    | 0    | 0    | 1    | 99  | 1.01        |
| 1    | 0    | 0    | 1    | 1    | 0    | 1    | 0    | 9A  | 1.015       |
| 1    | 0    | 0    | 1    | 1    | 0    | 1    | 1    | 9B  | 1.02        |
| 1    | 0    | 0    | 1    | 1    | 1    | 0    | 0    | 9C  | 1.025       |
| 1    | 0    | 0    | 1    | 1    | 1    | 0    | 1    | 9D  | 1.03        |
| 1    | 0    | 0    | 1    | 1    | 1    | 1    | 0    | 9E  | 1.035       |
| 1    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 9F  | 1.04        |
| 1    | 0    | 1    | 0    | 0    | 0    | 0    | 0    | A0  | 1.045       |
| 1    | 0    | 1    | 0    | 0    | 0    | 0    | 1    | A1  | 1.05        |
| 1    | 0    | 1    | 0    | 0    | 0    | 1    | 0    | A2  | 1.055       |
| 1    | 0    | 1    | 0    | 0    | 0    | 1    | 1    | A3  | 1.06        |
| 1    | 0    | 1    | 0    | 0    | 1    | 0    | 0    | A4  | 1.065       |
| 1    | 0    | 1    | 0    | 0    | 1    | 0    | 1    | A5  | 1.07        |
| 1    | 0    | 1    | 0    | 0    | 1    | 1    | 0    | A6  | 1.075       |
| 1    | 0    | 1    | 0    | 0    | 1    | 1    | 1    | A7  | 1.08        |
| 1    | 0    | 1    | 0    | 1    | 0    | 0    | 0    | A8  | 1.085       |
| 1    | 0    | 1    | 0    | 1    | 0    | 0    | 1    | A9  | 1.09        |
| 1    | 0    | 1    | 0    | 1    | 0    | 1    | 0    | AA  | 1.095       |
| 1    | 0    | 1    | 0    | 1    | 0    | 1    | 1    | AB  | 1.1         |
| 1    | 0    | 1    | 0    | 1    | 1    | 0    | 0    | AC  | 1.105       |
| 1    | 0    | 1    | 0    | 1    | 1    | 0    | 1    | AD  | 1.11        |
| 1    | 0    | 1    | 0    | 1    | 1    | 1    | 0    | AE  | 1.115       |
| 1    | 0    | 1    | 0    | 1    | 1    | 1    | 1    | AF  | 1.12        |
| 1    | 0    | 1    | 1    | 0    | 0    | 0    | 0    | В0  | 1.125       |
| 1    | 0    | 1    | 1    | 0    | 0    | 0    | 1    | B1  | 1.13        |
| 1    | 0    | 1    | 1    | 0    | 0    | 1    | 0    | B2  | 1.135       |
| 1    | 0    | 1    | 1    | 0    | 0    | 1    | 1    | В3  | 1.14        |
| 1    | 0    | 1    | 1    | 0    | 1    | 0    | 0    | B4  | 1.145       |
| 1    | 0    | 1    | 1    | 0    | 1    | 0    | 1    | B5  | 1.15        |
| 1    | 0    | 1    | 1    | 0    | 1    | 1    | 0    | В6  | 1.155       |
| 1    | 0    | 1    | 1    | 0    | 1    | 1    | 1    | B7  | 1.16        |
| 1    | 0    | 1    | 1    | 1    | 0    | 0    | 0    | B8  | 1.165       |



| VID7 | VID6 | VID5 | VID4 | VID3 | VID2 | VID1 | VID0 | HEX | Voltage (V) |
|------|------|------|------|------|------|------|------|-----|-------------|
| 1    | 0    | 1    | 1    | 1    | 0    | 0    | 1    | В9  | 1.17        |
| 1    | 0    | 1    | 1    | 1    | 0    | 1    | 0    | BA  | 1.175       |
| 1    | 0    | 1    | 1    | 1    | 0    | 1    | 1    | BB  | 1.18        |
| 1    | 0    | 1    | 1    | 1    | 1    | 0    | 0    | ВС  | 1.185       |
| 1    | 0    | 1    | 1    | 1    | 1    | 0    | 1    | BD  | 1.19        |
| 1    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | BE  | 1.195       |
| 1    | 0    | 1    | 1    | 1    | 1    | 1    | 1    | BF  | 1.2         |
| 1    | 1    | 0    | 0    | 0    | 0    | 0    | 0    | C0  | 1.205       |
| 1    | 1    | 0    | 0    | 0    | 0    | 0    | 1    | C1  | 1.21        |
| 1    | 1    | 0    | 0    | 0    | 0    | 1    | 0    | C2  | 1.215       |
| 1    | 1    | 0    | 0    | 0    | 0    | 1    | 1    | C3  | 1.22        |
| 1    | 1    | 0    | 0    | 0    | 1    | 0    | 0    | C4  | 1.225       |
| 1    | 1    | 0    | 0    | 0    | 1    | 0    | 1    | C5  | 1.23        |
| 1    | 1    | 0    | 0    | 0    | 1    | 1    | 0    | C6  | 1.235       |
| 1    | 1    | 0    | 0    | 0    | 1    | 1    | 1    | C7  | 1.24        |
| 1    | 1    | 0    | 0    | 1    | 0    | 0    | 0    | C8  | 1.245       |
| 1    | 1    | 0    | 0    | 1    | 0    | 0    | 1    | С9  | 1.25        |
| 1    | 1    | 0    | 0    | 1    | 0    | 1    | 0    | CA  | 1.255       |
| 1    | 1    | 0    | 0    | 1    | 0    | 1    | 1    | СВ  | 1.26        |
| 1    | 1    | 0    | 0    | 1    | 1    | 0    | 0    | СС  | 1.265       |
| 1    | 1    | 0    | 0    | 1    | 1    | 0    | 1    | CD  | 1.27        |
| 1    | 1    | 0    | 0    | 1    | 1    | 1    | 0    | CE  | 1.275       |
| 1    | 1    | 0    | 0    | 1    | 1    | 1    | 1    | CF  | 1.28        |
| 1    | 1    | 0    | 1    | 0    | 0    | 0    | 0    | D0  | 1.285       |
| 1    | 1    | 0    | 1    | 0    | 0    | 0    | 1    | D1  | 1.29        |
| 1    | 1    | 0    | 1    | 0    | 0    | 1    | 0    | D2  | 1.295       |
| 1    | 1    | 0    | 1    | 0    | 0    | 1    | 1    | D3  | 1.3         |
| 1    | 1    | 0    | 1    | 0    | 1    | 0    | 0    | D4  | 1.305       |
| 1    | 1    | 0    | 1    | 0    | 1    | 0    | 1    | D5  | 1.31        |
| 1    | 1    | 0    | 1    | 0    | 1    | 1    | 0    | D6  | 1.315       |
| 1    | 1    | 0    | 1    | 0    | 1    | 1    | 1    | D7  | 1.32        |
| 1    | 1    | 0    | 1    | 1    | 0    | 0    | 0    | D8  | 1.325       |
| 1    | 1    | 0    | 1    | 1    | 0    | 0    | 1    | D9  | 1.33        |
| 1    | 1    | 0    | 1    | 1    | 0    | 1    | 0    | DA  | 1.335       |
| 1    | 1    | 0    | 1    | 1    | 0    | 1    | 1    | DB  | 1.34        |
| 1    | 1    | 0    | 1    | 1    | 1    | 0    | 0    | DC  | 1.345       |
| 1    | 1    | 0    | 1    | 1    | 1    | 0    | 1    | DD  | 1.35        |



| VID7 | VID6 | VID5 | VID4 | VID3 | VID2 | VID1 | VID0 | HEX | Voltage (V) |
|------|------|------|------|------|------|------|------|-----|-------------|
| 1    | 1    | 0    | 1    | 1    | 1    | 1    | 0    | DE  | 1.355       |
| 1    | 1    | 0    | 1    | 1    | 1    | 1    | 1    | DF  | 1.36        |
| 1    | 1    | 1    | 0    | 0    | 0    | 0    | 0    | E0  | 1.365       |
| 1    | 1    | 1    | 0    | 0    | 0    | 0    | 1    | E1  | 1.37        |
| 1    | 1    | 1    | 0    | 0    | 0    | 1    | 0    | E2  | 1.375       |
| 1    | 1    | 1    | 0    | 0    | 0    | 1    | 1    | E3  | 1.38        |
| 1    | 1    | 1    | 0    | 0    | 1    | 0    | 0    | E4  | 1.385       |
| 1    | 1    | 1    | 0    | 0    | 1    | 0    | 1    | E5  | 1.39        |
| 1    | 1    | 1    | 0    | 0    | 1    | 1    | 0    | E6  | 1.395       |
| 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    | E7  | 1.4         |
| 1    | 1    | 1    | 0    | 1    | 0    | 0    | 0    | E8  | 1.405       |
| 1    | 1    | 1    | 0    | 1    | 0    | 0    | 1    | E9  | 1.41        |
| 1    | 1    | 1    | 0    | 1    | 0    | 1    | 0    | EA  | 1.415       |
| 1    | 1    | 1    | 0    | 1    | 0    | 1    | 1    | EB  | 1.42        |
| 1    | 1    | 1    | 0    | 1    | 1    | 0    | 0    | EC  | 1.425       |
| 1    | 1    | 1    | 0    | 1    | 1    | 0    | 1    | ED  | 1.43        |
| 1    | 1    | 1    | 0    | 1    | 1    | 1    | 0    | EE  | 1.435       |
| 1    | 1    | 1    | 0    | 1    | 1    | 1    | 1    | EF  | 1.44        |
| 1    | 1    | 1    | 1    | 0    | 0    | 0    | 0    | F0  | 1.445       |
| 1    | 1    | 1    | 1    | 0    | 0    | 0    | 1    | F1  | 1.45        |
| 1    | 1    | 1    | 1    | 0    | 0    | 1    | 0    | F2  | 1.455       |
| 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | F3  | 1.46        |
| 1    | 1    | 1    | 1    | 0    | 1    | 0    | 0    | F4  | 1.465       |
| 1    | 1    | 1    | 1    | 0    | 1    | 0    | 1    | F5  | 1.47        |
| 1    | 1    | 1    | 1    | 0    | 1    | 1    | 0    | F6  | 1.475       |
| 1    | 1    | 1    | 1    | 0    | 1    | 1    | 1    | F7  | 1.48        |
| 1    | 1    | 1    | 1    | 1    | 0    | 0    | 0    | F8  | 1.485       |
| 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | F9  | 1.49        |
| 1    | 1    | 1    | 1    | 1    | 0    | 1    | 0    | FA  | 1.495       |
| 1    | 1    | 1    | 1    | 1    | 0    | 1    | 1    | FB  | 1.5         |
| 1    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | FC  | 1.505       |
| 1    | 1    | 1    | 1    | 1    | 1    | 0    | 1    | FD  | 1.51        |
| 1    | 1    | 1    | 1    | 1    | 1    | 1    | 0    | FE  | 1.515       |
| 1    | 1    | 1    | 1    | 1    | 1    | 1    | 1    | FF  | 1.52        |



# Absolute Maximum Ratings (Note 1)

| _   |          |
|---|----------|
| • VCC to GND  |          |
| • RGND to GND   |          |
| • TONSET to GND   |          |
| • Other Pins  |          |
| <ul> <li>Power Dissipation, P<sub>D</sub> @ T<sub>A</sub> = 25°C</li> </ul> |          |
| WQFN-56L 6x6  | 3.81W    |
| Package Thermal Resistance (Note 2)   |          |
| WQFN-56L 6x6, $\theta_{JA}$   | 26.2°C/W |
| WQFN-56L 6x6, $\theta_{JC}$   | 2.7°C/W  |
| Junction Temperature  | 150°C    |
| • Lead Temperature (Soldering, 10 sec.)                                     | 260°C    |
| Storage Temperature Range   |          |
| ESD Susceptibility (Note 3)   |          |
| HBM (Human Body Model)  | 2kV      |
|   |          |

# **Recommended Operating Conditions** (Note 4)

| • Supply Voltage, V <sub>CC</sub> | 4.5V to 5.5V   |
|-----------------------------------|----------------|
| Junction Temperature Range        | –40°C to 125°C |
| Ambient Temperature Range         | –40°C to 85°C  |

## **Electrical Characteristics**

( $V_{CC}$  = 5V,  $T_A$  = 25°C, unless otherwise specified)

| Parameter                | Symbol               | Test Conditions                   | Min   | Тур    | Max  | Unit     |  |  |  |  |  |
|--------------------------|----------------------|-----------------------------------|-------|--------|------|----------|--|--|--|--|--|
| Supply Input             |                      |                                   |       |        |      |          |  |  |  |  |  |
| Supply Voltage           | Vcc                  |                                   | 4.5   | 5      | 5.5  | V        |  |  |  |  |  |
| Supply Current           | Ivcc                 | V <sub>EN</sub> = H, no switching |       | 13     |      | mΛ       |  |  |  |  |  |
| Supply Current at PS3    | I <sub>VCC_PS4</sub> | V <sub>EN</sub> = H, no switching |       | 0.1    |      | mA mA    |  |  |  |  |  |
| Shutdown Current         | I <sub>SHDN</sub>    | V <sub>EN</sub> = 0V              |       |        | 5    | μΑ       |  |  |  |  |  |
| Reference and DAC        | Reference and DAC    |                                   |       |        |      |          |  |  |  |  |  |
|                          | V <sub>FB</sub>      | VDAC = 0.75V - 1.52V              | -0.5% | 0      | 0.5% | % of VID |  |  |  |  |  |
| DAC Accuracy             |                      | VDAC = 0.5V - 0.745V              | -8    | 0      | 8    | - mV     |  |  |  |  |  |
|                          |                      | VDAC = 0.25V - 0.495V             | -10   | 0      | 10   |          |  |  |  |  |  |
| Slew Rate                |                      |                                   |       |        |      |          |  |  |  |  |  |
| Dunamia VID Claus Data   | CD (C Line)          | Set VID fast                      |       | 11.25  |      | ma\ //a  |  |  |  |  |  |
| Dynamic VID Slew Rate    | SR (S Line)          | Set VID slow                      |       | 5.625  |      | mV/μs    |  |  |  |  |  |
| Duragraia VID Class Data | SR                   | Set VID fast                      |       | 33.75  |      | >//-     |  |  |  |  |  |
| Dynamic VID Slew Rate    | (H,Y,U Line)         | Set VID slow                      |       | 16.875 |      | mV/s     |  |  |  |  |  |
| EA                       | •                    |                                   |       | •      |      | •        |  |  |  |  |  |
| DC Gain                  | EAGAIN               | $R_L = 47k\Omega$                 | 70    |        |      | dB       |  |  |  |  |  |



| Parameter                                | Symbol             | Test Conditions  | Min          | Тур          | Max          | Unit |
|--|--------------------|--|--------------|--------------|--------------|------|
| Gain-Bandwidth Product                   | GBW                | C <sub>LOAD</sub> = 5pF  |              | 5            |              | MHz  |
| Output Voltage Range                     | Vсомр              | $R_L = 47k\Omega$  | 0.5          |              | 3.6          | V    |
| Max Source/Sink Current                  | IOUTEA             | V <sub>COMP</sub> = 2V   |              | 5            |              | mA   |
| Load Line Current Gain Am                | plifier            |  |              |              |              |      |
| Input Offset Voltage                     | VILOFS             | V <sub>IMON</sub> = 1V   | -5           |              | 5            | mV   |
| Current Gain                             | AILGAIN            | V <sub>IMON</sub> – V <sub>VREF</sub> = 1V<br>V <sub>FB</sub> = V <sub>COMP</sub> = 1V |              | 1/3          |              | A/A  |
| <b>Current Sensing Amplifier</b>         |                    |  |              |              |              |      |
| Input Offset Voltage                     | Voscs              |  | -0.5         |              | 0.5          | mV   |
| Impedance at Positive Input              | RISENxP            |  | 1            |              |              | MΩ   |
| Current Mirror Gain                      | AMIRROR            | IIMON/ISENxN   | 0.97         | 1            | 1.03         | A/A  |
| TON Setting                              |                    |  |              |              |              |      |
| TON Pin Voltage                          | V <sub>TON</sub>   | I <sub>RTON</sub> = 27μA, VDAC = 1V  | 0.9          | 1            | 1.1          | V    |
| On-Time Setting                          | ton                | I <sub>RTON</sub> = 27μA, VDAC = 1V  | 189          | 210          | 231          | ns   |
| Input Current Range                      | I <sub>RTON</sub>  | VDAC = 1V  | 6            |              | 70           | μΑ   |
| Minimum Off time                         | toff               | VDAC = 1V  |              | 150          |              | ns   |
| IBIAS                                    |                    |  |              |              |              |      |
| IBIAS Pin Voltage                        | VIBIAS             | R <sub>IBIAS</sub> = 100kΩ   | 1.9          | 2            | 2.1          | V    |
| Protections                              |                    |  |              |              |              |      |
| Under-Voltage Lockout                    | V <sub>UVLO</sub>  | Falling edge   | 3.95         | 4.05         | 4.15         | V    |
| Threshold                                | ΔVυνιο             | Rising edge hysteresis   |              | 190          |              | mV   |
| Over-Voltage Protection                  | Vov                | Respect to VID voltage   | VID +<br>300 | VID +<br>350 | VID +<br>400 | mV   |
| Threshold                                |                    | Lower limit to 1V  | 1300         | 1350         | 1400         | mV   |
| Negative Voltage Protection<br>Threshold | V <sub>NV</sub>    |  | -100         | -70          |              | mV   |
| EN and VR_REDAY                          | 1                  |  |              |              |              |      |
| EN Input Voltage                         | V <sub>IH</sub>    | Respect to 1V, 70%   | 0.7          |              |              | V    |
|  | VIL                | Respect to 1V, 30%   |              |              | 0.3          |      |
| Leakage Current of EN                    |                    |  | -1           |              | 1            | μΑ   |
| PGOOD Pull Low Voltage                   | V <sub>PGOOD</sub> | I <sub>VR_Ready</sub> = 10mA   |              |              | 0.13         | V    |
| DVD (Note 5)                             |                    |  |              |              |              |      |
| DVD Input High Voltage                   | V <sub>IH</sub>    | V(DVD)=2V or above, VR judge VIN high  | 2            |              |              | V    |
| DVD Input Low Voltage                    | VIL                | V(DVD)=1.3V or below, VR judge VIN low   |              |              | 1.3          | V    |



| Parameter                                       | Symbol               | Test Conditions   | Min  | Тур   | Max  | Unit    |
|---|----------------------|---|------|-------|------|---------|
| Serial VID and VR_HOT                           |                      |   |      |       |      |         |
| VOLK VIDIO                                      | V <sub>IH</sub>      | Respect to INTEL Spec. with 50mV  | 0.65 |       |      |         |
| VCLK, VDIO                                      | VIL                  | hysteresis  |      |       | 0.45 | V       |
| Leakage Current of VCLK, VDIO, ALERT and VR_HOT | I <sub>LEAK_IN</sub> |   | -1   |       | 1    | μА      |
| VDIO, ALERT and                                 |                      | I <sub>VDIO</sub> = 10mA  |      |       |      |         |
| VR_HOT Pull Low                                 |                      | I <sub>ALERT</sub> = 10mA   |      |       | 0.13 | V       |
| Voltage   |                      | I <sub>VR_HOT</sub> = 10mA  |      |       |      |         |
| VREF  |                      |   |      |       |      |         |
| VREF Voltage                                    | VREF                 |   | 0.55 | 0.6   | 0.65 | V       |
| ADC   |                      |   |      |       |      |         |
|   |                      | V <sub>IMON</sub> – V <sub>IMON</sub> INI = 1.6V                                    | 1    | 255   | 1    | Decimal |
| Digital IMON Set                                | V <sub>IMON</sub>    | V <sub>IMON</sub> – V <sub>IMON</sub> INI = 0.8V                                    |      | 128   |      | Decimal |
|   |                      | V <sub>IMON</sub> – V <sub>IMON</sub> _INI = 0V                                     |      | 0     |      | Decimal |
| Update Period                                   | timon                |   |      | 125   |      | μS      |
| TSEN Threshold for<br>Tmp_Zone[7] Transition    |                      | 100°C   | 1    | 1.092 | 1    |         |
| TSEN Threshold for<br>Tmp_Zone[6] Transition    |                      | 97°C  |      | 1.132 |      |         |
| TSEN Threshold for<br>Tmp_Zone[5] Transition    |                      | 94°C  | 1    | 1.176 | 1    |         |
| TSEN Threshold for<br>Tmp_Zone[4] Transition    | V <sub>TSEN</sub>    | 91°C  |      | 1.226 |      | V       |
| TSEN Threshold for<br>Tmp_Zone[3] Transition    | VISEN                | 88°C  | -    | 1.283 | -    | V       |
| TSEN Threshold for<br>Tmp_Zone[2] Transition    |                      | 85°C  | I    | 1.346 | 1    |         |
| TSEN Threshold for<br>Tmp_Zone[1] Transition    |                      | 82°C  | 1    | 1.418 | 1    |         |
| TSEN Threshold for<br>Tmp_Zone[0] Transition    |                      | 75°C  |      | 1.624 |      |         |
| Update Period                                   | t <sub>tsen</sub>    |   |      | 100   |      | μS      |
|   | CICCMAX1             | V <sub>REF</sub> = 3.2V, V <sub>SET1</sub> = 0.404V,<br>V <sub>SETA1</sub> = 0.404V | 61   | 64    | 67   | Decimal |
| Digital Code of ICCMAX                          | CICCMAX2             | V <sub>REF</sub> = 3.2V, V <sub>SET1</sub> = 0.804V,<br>V <sub>SETA1</sub> = 0.804V | 125  | 128   | 131  | Decimal |
|   | CICCMAX3             | V <sub>REF</sub> = 3.2V, V <sub>SET1</sub> = 1.592V,<br>V <sub>SETA1</sub> = 1.592V | 251  | 254   | 255  | Decimal |
| PWM Driving Capability                          | T                    | 1   |      |       |      | 1       |
| PWM Source Resistance                           |                      |   |      | 30    |      | Ω       |
| PWM Sink Resistance                             | R <sub>PWM_SNK</sub> |   |      | 10    |      | Ω       |

DS3607CE-02 October 2017 www.richtek.com

# **RT3607CE**




- Note 1. Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2. θ<sub>JA</sub> is measured under natural convection (still air) at T<sub>A</sub> = 25°C with the component mounted on a high effectivethermal-conductivity four-layer test board on a JEDEC 51-7 thermal measurement standard.  $\theta_{JC}$  is measured at the exposed pad of the package.
- Note 3. Devices are ESD sensitive. Handling precaution is recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.
- Note 5.(1) DVD Input High Voltage: DVD pin is an input pin of VR. VR always identify high level while the voltage given at DVD pin >= 2V. The high-low transition is within 1.3V ~2V.
  - (2) DVD Input low Voltage: DVD pin is an input pin of VR. VR always identify low level while the voltage given at DVD pin <= 1.3V. The high-low transition is within 1.3V ~2V.

16





# **Typical Application Circuit**








# **Typical Operating Characteristics**





































DS3607CE-02 October 2017



















# **Applications information**

The RT3607CE includes two voltage rails: a 4/3/2/1 multiphase synchronous Buck controller, the CORE VR, and a 3/2/1 multiphase synchronous Buck controller, the AXG VR, designed to meet Intel IMVP8 compatible CPUs specification with a serial SVID control interface. The controller uses an ADC to implement all kinds of settings to save total pin number for easy use and increasing PCB space utilization. The RT3607CE is used in notebooks, desktop computers and servers.

### **General loop Function**

### **G-NAVP<sup>TM</sup> Control Mode**

The RT3607CE adopts the G-NAVP<sup>TM</sup> controller, which is a current mode constant on-time control with DC offset cancellation. The approach can not only improve DC offset problem for increasing system accuracy but also provide fast transient response. When current feedback signal reaches comp signal, the RT3607CE generates an ontime width to achieve PWM modulation. Figure 1 shows the basic G-NAVP<sup>TM</sup> behavior waveforms in continuous conduct mode (CCM).




Figure 1 (a). G-NAVP<sup>™</sup> Behavior Waveforms in CCM in Steady State




Figure 1 (b). G-NAVP<sup>TM</sup> Behavior Waveforms in CCM in Load Transient.

### **Diode Emulation Mode (DEM)**

As well-known, the dominate power loss is switching related loss during light load, hence VR needs to be operated in asynchronous mode (or called discontinuous conduct mode, DCM) to reduce switching related loss since switching frequency is dependent on loading in the asynchronous mode. The RT3607CE can operate in diode emulation mode (DEM) to improve light load efficiency. In DEM operation, the behavior of low-side MOSFET(s) needs to work like a diode, that is, the low-side MOSFET(s) will be turned on when the phase voltage is a negative value, i.e. the inductor current follows from Source to Drain of low-side MOSFET(s). And the low-side MOSFET(s) will be turned off when phase voltage is a positive value, i.e. reversed current is not allowed. Figure 2 shows the control behavior in DEM. Figure 3 shows the G-NAVP<sup>TM</sup> operation in DEM to illustrate the control behaviors. When the load decreases, the discharge time of output capacitors increases during UGATE and LGATE are turned off. Hence, the switching frequency and switching loss will be reduced to improve efficiency in light load condition.




Figure 2. Diode Emulation Mode (DEM) in Steady State




Figure 3. (a)




Figure 3. G-NAVP<sup>TM</sup> Operation in DEM. (a): The load is lighter, output capacitor discharge slope is smaller and the switching frequency is lower. (b): The load is increasing, output capacitor discharge slope is increased and switching frequency is increased, too.



### **Phase Interleaving Function**

The RT3607CE is a multiphase controller, which has a phase interleaving function, 90 degree phase shift for 4-phase operation, 120 degree phase shift for 3-phase operation and 180 degree phase shift for 2-phase operation which can help reduce output voltage ripple and EMI problem.

### **Multi-Function Pin Setting Mechanism**

For reducing total pin number of package, SET [1:3] and SETA[1:2] pins adopt the multi-function pin setting mechanism in the RT3607CE. SET [1:3] and SETA[1:2] are used to set CORE VR and AXG VR, respectively. Figure 4 illustrates this operating mechanism. The voltage at VREF pin will be pulled up to 3.2V after power ready (POR). First, external voltage divider is used to set the Function1, and then internal current source  $80\mu A$  is used to set the Function2. The setting voltage of Function1 and Function2 can be represented as

$$V_{Function1} = \frac{R2}{R1 + R2} \times 3.2V$$

 $V_{\text{Function2}} = 80 \,\mu\text{A} \times \frac{\text{R1} \times \text{R2}}{\text{R1} + \text{R2}}$ All function softing will be done


All function setting will be done within  $500\mu s$  after power ready (POR), and the voltage at VREF pin will fix to 0.6V after all function setting over.

If  $V_{Function1}$  and  $V_{Function2}$  are determined, R1 and R2 can be calculated as follows :

$$R1 = \frac{3.2V \times V_{Function2}}{80\mu A \times V_{Function1}}$$

$$R2 = \frac{R1 \times V_{Function1}}{3.2V - V_{Function1}}$$

In addition, Richtek provides a Microsoft Excel-based spreadsheet to help design the SETx and SETAx resistor network for the RT3607CE.






Figure 4. Multi-Function Pin Setting Mechanism

Connecting a R3 resistor from SETx pin or SETAx pin to the middle node of voltage divider can help to fine tune the set voltage of Function 2, which does not affect the set voltage of Function1. The Figure 5 shows the setting method and the set voltage of Function 1 and Function2 can be represented as:

$$V_{Function1} = \frac{R2}{R1 + R2} \times 3.2V$$

$$V_{Function2} = 80 \mu A \times \left(R3 + \frac{R1 \times R2}{R1 + R2}\right)$$

By the way, SET1 and SET2 are used to set CORE rail setting and SETA1 and SETA2 are used to set AXG rail setting. The setting of SET3 is suitable for both CORE rail and AXG rail. Table 2 summarize the overall pin setting function. Table 3 and Table 4 show the SET3 pin setting function table.



**Table 2. Pin Setting Function Table** 

|                        | Function1  | Function2   |
|------------------------|--|---|
| Set1 (CORE Rail)       | ICCMAX   | DVID threshold Over Current Protection (OCP) threshold  |
| Set2 (CORE Rail)       | DVID width<br>Ramp Amplitude                           | Quick Response (QR) threshold<br>Quick Response (QR) width  |
| Set3 (CORE / AXG Rail) | VR Address<br>Enable Zero Load-line<br>Current Gain Al | Enable High Switching Frequency Ramp DVID Slew Rate Disable DVID compensation Decrease GTU/SA Ramp Amplitude (Only Active in max phase = 1 Application) |
| SetA1 (AXG Rail)       | ICCMAXA  | DVID threshold<br>Over Current Protection (OCP) threshold   |
| SetA2 (AXG Rail)       | DVID width<br>Ramp Amplitude                           | Quick Response (QR) threshold<br>Quick Response (QR) width  |

Table 3. SET3 Pin Setting for VR Address, Enable Zero Load-line and Current Gain Al

| V <sub>SET3</sub> | $=\frac{R2}{R1+R2}$ | · V <sub>REF</sub> |         |            |                | AI   |
|-------------------|---------------------|--------------------|---------|------------|----------------|------|
| (V <sub>REF</sub> | is 3.2V du          | ring Pin Se        | etting) | VR Address | Zero Load Line | GAIN |
| Min               | Typical             | Max                | Unit    |            |                |      |
| 0.000             | 10.948              | 21.896             | mV      | -          |                | 1X   |
| 25.024            | 35.973              | 46.921             | mV      |            |                | 2X   |
| 50.049            | 60.997              | 71.945             | mV      |            |                | 1X   |
| 75.073            | 86.022              | 96.970             | mV      |            | MAIN : With LL | 2X   |
| 100.098           | 111.046             | 121.994            | mV      |            | AXG : With LL  | 1X   |
| 125.122           | 136.070             | 147.019            | mV      |            |                | 2X   |
| 150.147           | 161.095             | 172.043            | mV      |            |                | 1X   |
| 175.171           | 186.119             | 197.067            | mV      | MAIN : 00  |                | 2X   |
| 200.196           | 211.144             | 222.092            | mV      | AXG : 01   |                | 1X   |
| 225.220           | 236.168             | 247.116            | mV      |            |                | 2X   |
| 250.244           | 261.193             | 272.141            | mV      |            |                | 1X   |
| 275.269           | 286.217             | 297.165            | mV      |            | MAIN : With LL | 2X   |
| 300.293           | 311.241             | 322.190            | mV      |            | AXG : W/O LL   | 1X   |
| 325.318           | 336.266             | 347.214            | mV      |            |                | 2X   |
| 350.342           | 361.290             | 372.239            | mV      |            |                | 1X   |
| 375.367           | 386.315             | 397.263            | mV      |            |                | 2X   |



| V <sub>SET3</sub> | $V_{SET3} = \frac{R2}{R1 + R2} \times V_{REF}$ |             |        |                       |                | Al   |
|-------------------|--|-------------|--------|-----------------------|----------------|------|
| (VREF i           | s 3.2V dui                                     | ring Pin Se | tting) | VR Address            | Zero Load Line | GAIN |
| Min               | Typical  | Max         | Unit   |                       |                |      |
| 400.391           | 411.339  | 422.287     | mV     |                       |                | 1X   |
| 425.415           | 436.364  | 447.312     | mV     |                       |                | 2X   |
| 450.440           | 461.388  | 472.336     | mV     |                       |                | 1X   |
| 475.464           | 486.413  | 497.361     | mV     |                       | MAIN : With LL | 2X   |
| 500.489           | 511.437  | 522.385     | mV     |                       | AXG : With LL  | 1X   |
| 525.513           | 536.461  | 547.410     | mV     |                       |                | 2X   |
| 550.538           | 561.486  | 572.434     | mV     | MAIN : 00<br>AXG : 02 |                | 1X   |
| 575.562           | 586.510  | 597.458     | mV     |                       |                | 2X   |
| 600.587           | 611.535  | 622.483     | mV     |                       |                | 1X   |
| 625.611           | 636.559  | 647.507     | mV     |                       |                | 2X   |
| 650.635           | 661.584  | 672.532     | mV     |                       |                | 1X   |
| 675.660           | 686.608  | 697.556     | mV     |                       | MAIN : With LL | 2X   |
| 700.684           | 711.632  | 722.581     | mV     |                       | AXG : W/O LL   | 1X   |
| 725.709           | 736.657  | 747.605     | mV     |                       |                | 2X   |
| 750.733           | 761.681  | 772.630     | mV     |                       |                | 1X   |
| 775.758           | 786.706  | 797.654     | mV     |                       |                | 2X   |
| 800.782           | 811.730  | 822.678     | mV     |                       |                | 1X   |
| 825.806           | 836.755  | 847.703     | mV     |                       |                | 2X   |
| 850.831           | 861.779  | 872.727     | mV     |                       |                | 1X   |
| 875.855           | 886.804  | 897.752     | mV     |                       | MAIN : With LL | 2X   |
| 900.880           | 911.828  | 922.776     | mV     |                       | AXG : With LL  | 1X   |
| 925.904           | 936.852  | 947.801     | mV     |                       |                | 2X   |
| 950.929           | 961.877  | 972.825     | mV     |                       |                | 1X   |
| 975.953           | 986.901  | 997.849     | mV     | MAIN : 01             |                | 2X   |
| 1000.978          | 1011.926                                       | 1022.874    | mV     | AXG : 00              |                | 1X   |
| 1026.002          | 1036.950                                       | 1047.898    | mV     |                       |                | 2X   |
| 1051.026          | 1061.975                                       | 1072.923    | mV     |                       |                | 1X   |
| 1076.051          | 1086.999                                       | 1097.947    | mV     |                       | MAIN : W/O LL  | 2X   |
| 1101.075          | 1112.023                                       | 1122.972    | mV     |                       | AXG : With LL  | 1X   |
| 1126.100          | 1137.048                                       | 1147.996    | mV     |                       |                | 2X   |
| 1151.124          | 1162.072                                       | 1173.021    | mV     |                       |                | 1X   |
| 1176.149          | 1187.097                                       | 1198.045    | mV     |                       |                | 2X   |



| V <sub>SET3</sub> | $V_{SET3} = \frac{R2}{R1 + R2} \times V_{REF}$<br>( $V_{REF}$ is 3.2V during Pin Setting) |             |        |            |                | Al   |
|-------------------|---|-------------|--------|------------|----------------|------|
| (VREF i           | is 3.2V dui   | ring Pin Se | tting) | VR Address | Zero Load Line | GAIN |
| Min               | Typical   | Max         | Unit   |            |                |      |
| 1201.173          | 1212.121  | 1223.069    | mV     | -          |                | 1X   |
| 1226.197          | 1237.146  | 1248.094    | mV     |            |                | 2X   |
| 1251.222          | 1262.170  | 1273.118    | mV     |            |                | 1X   |
| 1276.246          | 1287.195  | 1298.143    | mV     |            | MAIN : With LL | 2X   |
| 1301.271          | 1312.219  | 1323.167    | mV     |            | AXG : With LL  | 1X   |
| 1326.295          | 1337.243  | 1348.192    | mV     |            |                | 2X   |
| 1351.320          | 1362.268  | 1373.216    | mV     |            |                | 1X   |
| 1376.344          | 1387.292  | 1398.240    | mV     | MAIN : 01  |                | 2X   |
| 1401.369          | 1412.317  | 1423.265    | mV     | AXG : 03   |                | 1X   |
| 1426.393          | 1437.341  | 1448.289    | mV     |            |                | 2X   |
| 1451.417          | 1462.366  | 1473.314    | mV     |            |                | 1X   |
| 1476.442          | 1487.390  | 1498.338    | mV     |            | MAIN : With LL | 2X   |
| 1501.466          | 1512.414  | 1523.363    | mV     |            | AXG : W/O LL   | 1X   |
| 1526.491          | 1537.439  | 1548.387    | mV     |            |                | 2X   |
| 1551.515          | 1562.463  | 1573.412    | mV     |            |                | 1X   |
| 1576.540          | 1587.488  | 1598.436    | mV     |            |                | 2X   |



Table 4. SET3 Pin Setting for Enable High Switching Frequency Ramp, DVID Slew Rate, Disable DVID compensation, Decrease GTU/SA Ramp Amplitude

(Only Active in max phase =1 Application)

| ΔVs     | seтз = 80µ. |         |      | EN HIGH | DVID SR        | Disable DIVD Compensation | Decrease GTU/SA<br>Ramp<br>(Only active as max |
|---------|-------------|---------|------|---------|----------------|---------------------------|--|
| Min     | Typical     | Max     | Unit |         |                |                           | phase number =1)                               |
| 0.000   | 10.948      | 21.896  | mV   |         |                |                           | Disable  |
| 25.024  | 35.973      | 46.921  | mV   |         |                | Disable                   | Disable  |
| 50.049  | 60.997      | 71.945  | mV   |         |                | Disable                   | Enable   |
| 75.073  | 86.022      | 96.970  | mV   |         | 33.75mV/μs     |                           | Lilable  |
| 100.098 | 111.046     | 121.994 | mV   |         | 33.7 3111 ν/μ3 |                           | Disable  |
| 125.122 | 136.070     | 147.019 | mV   |         |                | Enable                    | Disable  |
| 150.147 | 161.095     | 172.043 | mV   |         |                | Lilable                   | Enable   |
| 175.171 | 186.119     | 197.067 | mV   | Disable |                |                           | Lilable  |
| 200.196 | 211.144     | 222.092 | mV   | Disable |                | Disable                   | Disable  |
| 225.220 | 236.168     | 247.116 | mV   |         |                |                           | Disable  |
| 250.244 | 261.193     | 272.141 | mV   |         |                |                           | Enable   |
| 275.269 | 286.217     | 297.165 | mV   |         | 11.25mV/μs     |                           | Lilable  |
| 300.293 | 311.241     | 322.190 | mV   |         | 11.25πν/μο     |                           | Disable  |
| 325.318 | 336.266     | 347.214 | mV   |         |                | Enable                    | Disable  |
| 350.342 | 361.290     | 372.239 | mV   |         |                |                           | Enable   |
| 375.367 | 386.315     | 397.263 | mV   |         |                |                           | Lilable  |
| 400.391 | 411.339     | 422.287 | mV   |         |                | Disable                   | Disable  |
| 425.415 | 436.364     | 447.312 | mV   |         |                |                           | Disable  |
| 450.440 | 461.388     | 472.336 | mV   |         |                | Disable                   | Enable   |
| 475.464 | 486.413     | 497.361 | mV   |         | 33.75mV/μs     |                           | Lilable  |
| 500.489 | 511.437     | 522.385 | mV   |         | 33.7 3111 ν/μδ |                           | Disable  |
| 525.513 | 536.461     | 547.410 | mV   |         |                | Enable                    | Disable  |
| 550.538 | 561.486     | 572.434 | mV   |         |                | Lilable                   | Enable   |
| 575.562 | 586.510     | 597.458 | mV   | Enable  |                |                           | Lilable  |
| 600.587 | 611.535     | 622.483 | mV   | LIIANIC |                |                           | Disable  |
| 625.611 | 636.559     | 647.507 | mV   |         |                | Disable                   | Disable  |
| 650.635 | 661.584     | 672.532 | mV   |         |                | Disable                   | Enable   |
| 675.660 | 686.608     | 697.556 | mV   |         | 11.25mV/μs     |                           | LHADIC   |
| 700.684 | 711.632     | 722.581 | mV   |         | 11.25/11ν/μδ   |                           | Disable  |
| 725.709 | 736.657     | 747.605 | mV   |         |                | Enable                    | Disable  |
| 750.733 | 761.681     | 772.630 | mV   |         |                | LIIADIC                   | Enable   |
| 775.758 | 786.706     | 797.654 | mV   |         |                |                           | LITADIO  |



| ΔVsi     | EТ3 = 80µ. | $A \times \frac{R1 \times R2}{R1 + R2}$ | -    | EN HIGH<br>FREQ RAMP | DVID SR       | Disable DIVD<br>Compensation | Decrease GTU/SA<br>Ramp<br>(Only active as max |
|----------|------------|---|------|----------------------|---------------|------------------------------|--|
| Min      | Typical    | Max                                     | Unit |                      |               | -                            | phase number =1)                               |
| 800.782  | 811.730    | 822.678                                 | mV   |                      |               |                              | Disable  |
| 825.806  | 836.755    | 847.703                                 | mV   |                      |               | Disable                      | Disable  |
| 850.831  | 861.779    | 872.727                                 | mV   |                      |               | Disable                      | Enable   |
| 875.855  | 886.804    | 897.752                                 | mV   |                      | 33.75mV/μs    |                              | Ellable  |
| 900.880  | 911.828    | 922.776                                 | mV   |                      | 55.7 5πν/μδ   |                              | Disable  |
| 925.904  | 936.852    | 947.801                                 | mV   |                      |               | Enable                       | Disable  |
| 950.929  | 961.877    | 972.825                                 | mV   |                      |               | Enable                       | Fnable   |
| 975.953  | 986.901    | 997.849                                 | mV   | Disable              |               |                              | Enable   |
| 1000.978 | 1011.926   | 1022.874                                | mV   | Disable              |               |                              | Diochlo  |
| 1026.002 | 1036.950   | 1047.898                                | mV   |                      |               | Diochlo                      | Disable  |
| 1051.026 | 1061.975   | 1072.923                                | mV   |                      |               | Disable                      | Fnable   |
| 1076.051 | 1086.999   | 1097.947                                | mV   |                      | 11 25m\//     |                              | Enable   |
| 1101.075 | 1112.023   | 1122.972                                | mV   |                      | 11.25mV/μs    |                              | Disable  |
| 1126.100 | 1137.048   | 1147.996                                | mV   |                      |               | Fachlo                       | Disable  |
| 1151.124 | 1162.072   | 1173.021                                | mV   |                      |               | Enable                       | Enable   |
| 1176.149 | 1187.097   | 1198.045                                | mV   |                      |               |                              | Enable   |
| 1201.173 | 1212.121   | 1223.069                                | mV   |                      |               |                              | Disable  |
| 1226.197 | 1237.146   | 1248.094                                | mV   |                      |               | Disable                      | Disable  |
| 1251.222 | 1262.170   | 1273.118                                | mV   |                      |               | Disable                      | Enable   |
| 1276.246 | 1287.195   | 1298.143                                | mV   |                      | 22.75m\//a    |                              | Enable   |
| 1301.271 | 1312.219   | 1323.167                                | mV   |                      | 33.75mV/μs    |                              | Diaghla  |
| 1326.295 | 1337.243   | 1348.192                                | mV   |                      |               | Fachlo                       | Disable  |
| 1351.320 | 1362.268   | 1373.216                                | mV   |                      |               | Enable                       | Fnable   |
| 1376.344 | 1387.292   | 1398.240                                | mV   | Fachle               |               |                              | Enable   |
| 1401.369 | 1412.317   | 1423.265                                | mV   | Enable               |               |                              | Diaghla  |
| 1426.393 | 1437.341   | 1448.289                                | mV   |                      |               | Diochlo                      | Disable  |
| 1451.417 | 1462.366   | 1473.314                                | mV   |                      |               | Disable                      | Fachle   |
| 1476.442 | 1487.390   | 1498.338                                | mV   |                      | 44.05 - 1/1 - |                              | Enable   |
| 1501.466 | 1512.414   | 1523.363                                | mV   |                      | 11.25mV/μs    |                              | Diaghts  |
| 1526.491 | 1537.439   | 1548.387                                | mV   |                      |               | - Cockie                     | Disable  |
| 1551.515 | 1562.463   | 1573.412                                | mV   |                      |               | Enable                       | - Cookie                                       |
| 1576.540 | 1587.488   | 1598.436                                | mV   |                      |               |                              | Enable   |






Figure 5. Multi-Function Pin Setting Mechanism with a R3 Resistor to Fine Tune the Set Voltage of Function2

### **VR Rail Addressing Setting**

The VR address of the RT3607CE can be flipped by setting the voltage on SET3 with an external voltage divider as shown in Figure 6. The voltage at VREF pin will be pulled up to 3.2V after power ready (POR) and the voltage at VREF pin will fix to 0.6V within 500µs after power ready (POR). Besides, when AXG rail address is set to 2, the boot voltage of AXG rail is 1.05V.




Figure 6. VR Rail Addressing and Zero Load-Line Setting for SET3

### **High Switching Frequency Ramp**

The switching frequency of the RT3607CE can support from 300kHz to 1.1MHz, however, with higher switching frequency, the ramp is needed to increase simultaneously to improve the system stability and smooth the mode transient performance. As switching is higher than 550k Hz, the high switching frequency ramp is suggested to be enabled. The high switching frequency ramp can be enabled or disabled by the internal current source 80µA and the parallel of the high low side resistor on SET3 pin.

# Decrease GTU/SA Ramp Amplitude (Only Active in max phase = 1 Application)

If the RT3607CE apply in GTU or SA application and the maximum phase number is 1. The ramp amplitude will automatically increase to improve the stability. This function can be disabled to improve the transient performance by the internal current source 80µA and the parallel of the high low side resistor on SET3 pin.

### **Precise Reference Current Generation, IBIAS**

Analog circuits need very precise reference voltage/current to drive/set these analog devices. The RT3607CE provides a 2V voltage source at the IBIAS pin, and a  $100k\Omega$  resistor is required to be connected between the IBIAS pin and analog ground to generate a very precise reference current. Through this connection, the RT3607CE will generate a 20µA current from the IBIAS pin to analog ground, and this 20µA current will be mirrored inside the RT3607CE for internal use. The IBIAS pin can only be connected with a  $100k\Omega$  resistor to GND for internal analog circuit use. The resistance error of this resistor is recommended to be 1% or smaller. Figure 7 shows the IBIAS setting circuit.




Figure 7. IBIAS Setting Circuit

## TSEN, TSENA and $\overline{\text{VR}_{-}\text{HOT}}$

The  $\overline{\text{VR}\_\text{HOT}}$  signal is an open-drain signal which is used for VR thermal protection. When the sensed voltage in TSEN(A) pin is less than 1.092, the  $\overline{\text{VR}\_\text{HOT}}$  signal will be pulled-low to notify CPU that the thermal protection needs to work. According to Intel VR definition,  $\overline{\text{VR}\_\text{HOT}}$  signal needs acting if VR power chain temperature exceeds 100°C. Placing an NTC thermistor at the hottest area in the VR power chain and its connection is shown in Figure 8, to design the voltage divider elements (R1, R2 and NTC) so that VTSEN(A) = 1.092V at 100°C. The resistance error of TSEN network is recommended to be 1% or smaller.

 $V_{TSEN(A)} = 80 \mu A \times (R1//(R2 + R_{NTC(100^{\circ}C})))$ 




Figure 8. VR HOT Circuit

### Power Ready (POR) Detection

During start-up, the RT3607CE detects the voltage at the voltage input pins:  $V_{CC}$ , EN and DVD. When  $V_{CC}$ > 4.34V and  $V_{DVD}$ >2V, the RT3607CE recognizes the power state of system to be ready (POR = high) and waits for enable command at the EN pin. After POR = high and  $V_{EN}$ > 0.7V, the RT3607CE enters start-up sequence. If the voltage at any voltage pin drops below low threshold (POR = low), the RT3607CE enters power down sequence and all functions will be disabled. Normally, connecting system voltage  $V_{TT}$  (1.05V) to the EN pin and power stage VIN (12V, through a voltage divider) to the DVD pin is recommended. 2ms (max) after the chip has been enabled, the SVID circuitry will be ready. All the protection latches (OVP, OCP) will be cleared only by VCC. The

condition of VEN = low will not clear these latches. Figure 9 and Figure 10 show the POR detection and the timing chart for POR process, respectively.

### **Under-Voltage Lockout (UVLO)**

During normal operation, if the voltage at the VCC drops below POR threshold 3.95V (min) or DVD voltage drops below POR threshold 1.3V, the VR triggers UVLO. The UVLO protection forces all high-side MOSFETs and low-side MOSFETs off by shutting down internal PWM logic drivers.




Figure 9. POR Detection




Figure 10. Timing Chart for POR Process



#### Core VR

### Phase Disable (Before POR)

The number of active phases is determined by the internal circuitry that monitors the ISENxN voltages during startup. Normally, the VR operates as a 4-phase PWM controller. Pulling ISEN4N to VCC programs a 3-phase operation, pulling ISEN3N and ISEN4N to VCC programs a 2-phase operation, and pulling ISEN2N, ISEN3N and ISEN4N to VCC programs a 1-phase operation. Before POR, VR detects whether the voltages of ISEN2N, ISEN3N and ISEN4N are higher than "VCC - 1V", respectively to decide how many phases should be active. Phase selection is only active during POR. When POR = high, the number of active phases is determined and latched. The unused ISENxP pins are recommended to be connected to VCC and unused PWM pins can be left floating.

#### **Switching Frequency Setting**

The RT3607CE is one kind of constant on-time control. The patented CCRCOT (Constant Current Ripple COT) technology can generate an adaptive on-time, the on-time will vary with the input voltage and VID code to obtain a constant current ripple, so that the output voltage ripple can be controlled nearly like a constant as different input and output voltages change.

For Core VR, connect a resistor R<sub>TON</sub> between input terminal and the TONSET pin to set the on-time width.

$$\begin{split} T_{ON} &= \frac{R_{TON} \times 4.73p \times 1.2}{V_{IN} - V_{DAC}} \quad (V_{DAC} < 1.2) \\ T_{ON} &= \frac{R_{TON} \times 4.73p \times V_{DAC}}{V_{IN} - V_{DAC}} \quad (V_{DAC} \ge 1.2) \end{split}$$

For better efficiency of the given load range, the maximum switching frequency is suggested to be:

$$\frac{\text{VID1+}\frac{\text{locTDC}}{N} \cdot \left( \text{DCR+}\frac{R_{ON\_LS,max}}{n_{LS}} - N \cdot R_{LL} \right)}{\left[ V_{IN(MAX)} + \frac{\text{locTDC}}{N} \cdot \left( \frac{R_{ON\_LS,max}}{n_{LS}} - \frac{R_{ON\_LS,max}}{n_{HS}} \right) \right] \cdot \left( T_{ON} - T_D + T_{ON,VAR} \right) + \frac{\text{locTDC}}{N} \cdot \left( \frac{R_{ON\_LS,max}}{n_{LS}} \right) \cdot T_{DM} \cdot \left( \frac{R_{$$

where  $F_{\text{SW}(\text{MAX})}$  is the maximum switching frequency, VID1 is the typical VID of application, V<sub>IN(MAX)</sub> is the maximum application input voltage, IccTDC is the thermal design current of application, N is the phase number. The

R<sub>ON HS,max</sub> is the maximum equivalent high-side R<sub>DS(ON)</sub>, and n<sub>HS</sub> is the number of high-side MOSFETs; R<sub>ON LS,max</sub> is the maximum equivalent low-side R<sub>DS(ON)</sub>, and n<sub>LS</sub> is the number of low-side MOSFETs. T<sub>D</sub> is the summation of the high-side MOSFET delay time and the rising time, T<sub>ON, VAR</sub> is the T<sub>ON</sub> variation value. DCR is the inductor DCR, and R<sub>LL</sub> is the loadline setting. In addition, Richtek provides a Microsoft Excel-based spreadsheet to help design the R<sub>TON</sub> for the RT3607CE.

When load increases, on-time keeps constant. The offtime width will be reduced so that loading can load more power from input terminal to regulate output voltage. Hence, the loading current usually increases in case the switching frequency also increases. Higher switching frequency operation can reduce power components' size and PCB space, trading off the whole efficiency since switching related loss increases, vice versa.

#### Per Phase Current Sense

In the RT3607CE, the current signal is used for load-line setting and over-current protection (OCP). The inductor current sense method adopts the lossless current sensing for allowing high efficiency as illustrated in Figure 11. When inductance and DCR time constant is equal to R<sub>X</sub>C<sub>X</sub> filter network time constant, a voltage I<sub>Lx</sub> x DCR will drop on C<sub>X</sub> to generate inductor current signal. According to Figure 11, the ISENxN is as follows:

$$ISENxN = \frac{I_{LX} \times DCR}{R_{CSx}}$$

Where  $L_X / DCR = R_X C_X$  is held. The method can get high efficiency performance, but DCR value will be drifted by temperature, a NTC resistor should add in the resistor network on the IMON pin to achieve DCR thermal compensation.

In the RT3607CE design, the resistance of  $R_{CSx}$  is restricted to  $680\Omega$ ; moreover, the error of  $R_{CSx}$  is recommended to be 1% or smaller.




Figure 11. Lossless Current Sense Method

#### **Total Current Sense**

Total current sense method is a patented topology, unlike conventional current sense method need a NTC resistor in per phase current loop for thermal compensation. The RT3607CE adopts the total current sense method requiring only one NTC resistor for thermal compensation, and NTC resistor cost can be saved by using this method. Figure 12 shows the total current sense method which connects the resistor network between the IMON and VREF pins to set a part of current loop gain for load-line (droop) setting and set accurate over-current protection.

$$V_{IMON} - V_{REF} = \frac{DCR}{R_{CS}} \times R_{EQ} \times (I_{L1} + I_{L2} + I_{L3} + I_{L4})$$

R<sub>EQ</sub> includes a NTC resistor to compensate DCR thermal drifting for high accuracy load-line (droop).




Figure 12. Total Current Sense Method

### Load-Line (Droop) Setting

The G-NAVP<sup>TM</sup> topology can set load-line (droop) via the current loop and the voltage loop, the load-line is a slope between load current  $I_{CC}$  and output voltage  $V_{CORE}$  as shown in Figure 13. Figure 14 shows the voltage control and current loop. By using both loops, the load-line (droop) can be set easily. The load-line set equation is :

$$R_{LL} = \frac{A_I}{A_V} = \frac{\frac{1}{3} \times \frac{DCR}{R_{CS}} \times R_{EQ}}{\frac{R2}{R1}} (m\Omega)$$




Figure 13. Load-Line (Droop)




Figure 14. Voltage Loop and Current Loop

#### **Compensator Design**

The compensator of the RT3607CE doesn't need a complex type II or type III compensator to optimize control loop performance. It can adopt a simple type I compensator (one pole, one zero) in the G-NAVP<sup>TM</sup> topology to achieve constant output impedance design for Intel IMVP8 ACLL specification. The one pole one zero compensator is shown as Figure 15. The transfer function of compensator should be design as following transfer function to achieve constant output impedance, i.e. Zo(s) = load-line slope in the entire frequency range:

$$G_{CON}(S) \approx \frac{A_I}{R_{LL}} \frac{1 + \frac{s}{\omega \times fsw}}{1 + \frac{s}{\omega_{ESR}}}$$

where A<sub>I</sub> is current loop gain, R<sub>LL</sub> is load-line, f<sub>SW</sub> is switching frequency and  $\omega_{ESR}$  is a pole that should be located at 1/(C<sub>OUT</sub> x ESR). Then, the C1 and C2 should be designed as follows :

$$C1 = \frac{1}{R1 \times \pi \times f_{SW}} \qquad C2 = \frac{C_{OUT} \times ESR}{R2}$$




Figure 15. Type I compensator

### **Differential Remote Sense Setting**

The VR provides differential remote-sense inputs to eliminate the effects of voltage drops along the PC board traces, CPU internal power routes and socket contacts. The CPU contains on-die sense pins,  $V_{\text{CC\_SENSE}}$  and  $V_{\text{SS\_SENSE}}$ . Connect RGND to  $V_{\text{SS\_SENSE}}$  and connect FB to  $V_{\text{CC\_SENSE}}$  with a resistor to build the negative input path of the error amplifier as shown in Figure 16. The  $V_{\text{DAC}}$  and the precision voltage reference are referred to RGND for accurate remote sensing.




Figure 16. Remote Sensing Circuit

#### **Maximum Processor Current Setting, ICCMAX**

The maximum processor current ICCMAX can be set by the SET1 pin. ICCMAX register is set by an external voltage divider with the multi-function mechanism. Table 5 shows the ICCMAX setting on the SET1 pin. For example, ICCMAX = 106A, the  $V_{\rm ICCMAX}$  needs to set as 0.666 typical. Additionally,  $V_{\rm IMON} - V_{\rm REF}$  needs to be set as 1.6V at ICCMAX when the maximum phase > 1. As in 1-phase application, the  $V_{\rm IMON} - V_{\rm REF}$  needs to be set as 0.4V at ICCMAX. The ICCMAX alert signal will be pulled to low level if  $V_{\rm IMON} - V_{\rm REF} = 1.6V$  (for maximum phase > 1) or  $V_{\rm IMON} - V_{\rm REF} = 0.4$  (for 1-phase application).



Table 5. SET1 Pin Setting for ICCMAX

| V <sub>SET1</sub> = | R2<br>R1+R2 |            |         |        |      |
|---------------------|-------------|------------|---------|--------|------|
|                     |             | ring Pin S | etting) | ICCMAX | Unit |
| Min                 | Typical     | Max        | Unit    |        |      |
| 0.000               | 3.128       | 6.256      | mV      | 0      | Α    |
| 12.512              | 15.640      | 18.768     | mV      | 2      | Α    |
| 25.024              | 28.152      | 31.281     | mV      | 4      | Α    |
| 37.537              | 40.665      | 43.793     | mV      | 6      | Α    |
| 50.049              | 53.177      | 56.305     | mV      | 8      | Α    |
| 62.561              | 65.689      | 68.817     | mV      | 10     | Α    |
| 75.073              | 78.201      | 81.329     | mV      | 12     | Α    |
| 87.586              | 90.714      | 93.842     | mV      | 14     | Α    |
| 100.098             | 103.226     | 106.354    | mV      | 16     | Α    |
| 112.610             | 115.738     | 118.866    | mV      | 18     | Α    |
| 125.122             | 128.250     | 131.378    | mV      | 20     | Α    |
| 137.634             | 140.762     | 143.891    | mV      | 22     | Α    |
| 150.147             | 153.275     | 156.403    | mV      | 24     | Α    |
| 162.659             | 165.787     | 168.915    | mV      | 26     | Α    |
| 175.171             | 178.299     | 181.427    | mV      | 28     | Α    |
| 187.683             | 190.811     | 193.939    | mV      | 30     | Α    |
| 200.196             | 203.324     | 206.452    | mV      | 32     | Α    |
| 212.708             | 215.836     | 218.964    | mV      | 34     | Α    |
| 225.220             | 228.348     | 231.476    | mV      | 36     | Α    |
| 237.732             | 240.860     | 243.988    | mV      | 38     | Α    |
| 250.244             | 253.372     | 256.500    | mV      | 40     | Α    |
| 262.757             | 265.885     | 269.013    | mV      | 42     | Α    |
| 275.269             | 278.397     | 281.525    | mV      | 44     | Α    |
| 287.781             | 290.909     | 294.037    | mV      | 46     | Α    |
| 300.293             | 303.421     | 306.549    | mV      | 48     | Α    |
| 312.805             | 315.934     | 319.062    | mV      | 50     | Α    |
| 325.318             | 328.446     | 331.574    | mV      | 52     | Α    |
| 337.830             | 340.958     | 344.086    | mV      | 54     | Α    |
| 350.342             | 353.470     | 356.598    | mV      | 56     | Α    |
| 362.854             | 365.982     | 369.110    | mV      | 58     | Α    |
| 375.367             | 378.495     | 381.623    | mV      | 60     | Α    |
| 387.879             | 391.007     | 394.135    | mV      | 62     | Α    |
| 400.391             | 403.519     | 406.647    | mV      | 64     | Α    |
| 412.903             | 416.031     | 419.159    | mV      | 66     | Α    |
| 425.415             | 428.543     | 431.672    | mV      | 68     | Α    |
| 437.928             | 441.056     | 444.184    | mV      | 70     | Α    |
| 450.440             | 453.568     | 456.696    | mV      | 72     | Α    |
| 462.952             | 466.080     | 469.208    | mV      | 74     | Α    |

| V <sub>SET1</sub> = | R2<br>R1+R2 |            |         |        |      |
|---------------------|-------------|------------|---------|--------|------|
|                     |             | ring Pin S | etting) | ICCMAX | Unit |
| Min                 | Typical     | Max        | Unit    | 1      |      |
| 475.464             |             | 481.720    | mV      | 76     | Α    |
| 487.977             | 491.105     | 494.233    | mV      | 78     | Α    |
| 500.489             | 503.617     | 506.745    | mV      | 80     | Α    |
| 513.001             | 516.129     | 519.257    | mV      | 82     | Α    |
| 525.513             | 528.641     | 531.769    | mV      | 84     | Α    |
| 538.025             | 541.153     | 544.282    | mV      | 86     | Α    |
| 550.538             | 553.666     | 556.794    | mV      | 88     | Α    |
| 563.050             | 566.178     | 569.306    | mV      | 90     | Α    |
| 575.562             | 578.690     | 581.818    | mV      | 92     | Α    |
| 588.074             | 591.202     | 594.330    | mV      | 94     | Α    |
| 600.587             | 603.715     | 606.843    | mV      | 96     | Α    |
| 613.099             | 616.227     | 619.355    | mV      | 98     | Α    |
| 625.611             | 628.739     | 631.867    | mV      | 100    | Α    |
| 638.123             | 641.251     | 644.379    | mV      | 102    | Α    |
| 650.635             | 653.763     | 656.891    | mV      | 104    | Α    |
| 663.148             | 666.276     | 669.404    | mV      | 106    | Α    |
| 675.660             | 678.788     | 681.916    | mV      | 108    | Α    |
| 688.172             | 691.300     | 694.428    | mV      | 110    | Α    |
| 700.684             | 703.812     | 706.940    | mV      | 112    | Α    |
| 713.196             | 716.325     | 719.453    | mV      | 114    | Α    |
| 725.709             | 728.837     | 731.965    | mV      | 116    | Α    |
| 738.221             | 741.349     | 744.477    | mV      | 118    | Α    |
| 750.733             | 753.861     | 756.989    | mV      | 120    | Α    |
| 763.245             | 766.373     | 769.501    | mV      | 122    | Α    |
| 775.758             | 778.886     | 782.014    | mV      | 124    | Α    |
| 788.270             | 791.398     | 794.526    | mV      | 126    | Α    |
| 800.782             | 803.910     | 807.038    | mV      | 128    | Α    |
| 813.294             | 816.422     | 819.550    | mV      | 130    | Α    |
| 825.806             | 828.935     | 832.063    | mV      | 132    | Α    |
| 838.319             | 841.447     | 844.575    | mV      | 134    | Α    |
| 850.831             | 853.959     | 857.087    | mV      | 136    | Α    |
| 863.343             | 866.471     | 869.599    | mV      | 138    | Α    |
| 875.855             | 878.983     | 882.111    | mV      | 140    | Α    |
| 888.368             | 891.496     | 894.624    | mV      | 142    | Α    |
| 900.880             | 904.008     | 907.136    | mV      | 144    | Α    |
| 913.392             | 916.520     | 919.648    | mV      | 146    | Α    |
| 925.904             | 929.032     | 932.160    | mV      | 148    | Α    |
| 938.416             | 941.544     | 944.673    | mV      | 150    | Α    |

DS3607CE-02 October 2017 www.richtek.com



| V <sub>SET1</sub> = | R2<br>R1+R2 |            |         |        |      |
|---------------------|-------------|------------|---------|--------|------|
|                     |             | ring Pin S | etting) | ICCMAX | Unit |
| Min                 | Typical     |            | Unit    |        |      |
| 950.929             | 954.057     | 957.185    | mV      | 152    | Α    |
| 963.441             | 966.569     | 969.697    | mV      | 154    | Α    |
| 975.953             | 979.081     | 982.209    | mV      | 156    | Α    |
| 988.465             | 991.593     | 994.721    | mV      | 158    | Α    |
| 1000.978            | 1004.106    | 1007.234   | mV      | 160    | Α    |
| 1013.490            | 1016.618    | 1019.746   | mV      | 162    | Α    |
| 1026.002            | 1029.130    | 1032.258   | mV      | 164    | Α    |
| 1038.514            | 1041.642    | 1044.770   | mV      | 166    | Α    |
| 1051.026            | 1054.154    | 1057.283   | mV      | 168    | Α    |
| 1063.539            | 1066.667    | 1069.795   | mV      | 170    | Α    |
| 1076.051            | 1079.179    | 1082.307   | mV      | 172    | Α    |
| 1088.563            | 1091.691    | 1094.819   | mV      | 174    | Α    |
| 1101.075            | 1104.203    | 1107.331   | mV      | 176    | Α    |
| 1113.587            | 1116.716    | 1119.844   | mV      | 178    | Α    |
| 1126.100            | 1129.228    | 1132.356   | mV      | 180    | Α    |
| 1138.612            | 1141.740    | 1144.868   | mV      | 182    | Α    |
| 1151.124            | 1154.252    | 1157.380   | mV      | 184    | Α    |
| 1163.636            | 1166.764    | 1169.892   | mV      | 186    | Α    |
| 1176.149            | 1179.277    | 1182.405   | mV      | 188    | Α    |
| 1188.661            | 1191.789    | 1194.917   | mV      | 190    | Α    |
| 1201.173            | 1204.301    | 1207.429   | mV      | 192    | Α    |
| 1213.685            | 1216.813    | 1219.941   | mV      | 194    | Α    |
| 1226.197            | 1229.326    | 1232.454   | mV      | 196    | Α    |
| 1238.710            | 1241.838    | 1244.966   | mV      | 198    | Α    |
| 1251.222            | 1254.350    | 1257.478   | mV      | 200    | Α    |
| 1263.734            | 1266.862    | 1269.990   | mV      | 202    | Α    |
| 1276.246            | 1279.374    | 1282.502   | mV      | 204    | Α    |
| 1288.759            | 1291.887    | 1295.015   | mV      | 206    | Α    |
| 1301.271            | 1304.399    | 1307.527   | mV      | 208    | Α    |
| 1313.783            | 1316.911    | 1320.039   | mV      | 210    | Α    |
| 1326.295            | 1329.423    | 1332.551   | mV      | 212    | Α    |
| 1338.807            | 1341.935    | 1345.064   | mV      | 214    | Α    |
| 1351.320            | 1354.448    | 1357.576   | mV      | 216    | Α    |
| 1363.832            | 1366.960    | 1370.088   | mV      | 218    | Α    |
| 1376.344            | 1379.472    | 1382.600   | mV      | 220    | Α    |
| 1388.856            | 1391.984    | 1395.112   | mV      | 222    | Α    |
| 1401.369            | 1404.497    | 1407.625   | mV      | 224    | Α    |
| 1413.881            | 1417.009    | 1420.137   | mV      | 226    | Α    |

|          | R2<br>R1+R2<br>s 3.2V du | etting)  | ICCMAX | Unit |   |
|----------|--------------------------|----------|--------|------|---|
| Min      | Typical                  | Max      | Unit   |      |   |
| 1426.393 | 1429.521                 | 1432.649 | mV     | 228  | Α |
| 1438.905 | 1442.033                 | 1445.161 | mV     | 230  | Α |
| 1451.417 | 1454.545                 | 1457.674 | mV     | 232  | Α |
| 1463.930 | 1467.058                 | 1470.186 | mV     | 234  | Α |
| 1476.442 | 1479.570                 | 1482.698 | mV     | 236  | Α |
| 1488.954 | 1492.082                 | 1495.210 | mV     | 238  | Α |
| 1501.466 | 1504.594                 | 1507.722 | mV     | 240  | Α |
| 1513.978 | 1517.107                 | 1520.235 | mV     | 242  | Α |
| 1526.491 | 1529.619                 | 1532.747 | mV     | 244  | Α |
| 1539.003 | 1542.131                 | 1545.259 | mV     | 246  | Α |
| 1551.515 | 1554.643                 | 1557.771 | mV     | 248  | Α |
| 1564.027 | 1567.155                 | 1570.283 | mV     | 250  | Α |
| 1576.540 | 1579.668                 | 1582.796 | mV     | 252  | Α |
| 1589.052 | 1592.180                 | 1595.308 | mV     | 254  | Α |



#### **Dynamic VID (DVID) Compensation**

When VID transition event occurs, a charge current will be generated in the loop to cause DVID performance, However, the DVID performance will be deteriorated by this induced charge current, this phenomenon is called droop effect. The droop effect is shown in Figure 17. When VID up transition occurs, the output capacitor will be charged by inductor current. Since current signal is sensed in inductor, an induced charge current will appear in control loop. The induced charge current will produce a voltage drop in R1 to cause output voltage to have a droop effect. Due to this, VID transition performance will be deteriorated.




Figure 17. Droop Effect in VID transition

The RT3607CE provides a DVID compensation function. A virtual charge current signal can be established by SET1/SET2 pins to cancel the real induced charge current signal and the virtual charge current signal is defined in Figure 18. Figure 19 shows the operation of cancelling droop effect. A virtual charge current signal is established first and then VID signal plus virtual charge current signal to be generated on the FB pin. Hence, an induced charge current signal flows to R1 and is cancelled to reduce droop effect.




Figure 18. Definition of Virtual Charge Current Signal




Figure 19. DVID Compensation

Table 6 show the DVID\_Threshold on the SET1 pin with internal  $80\mu A$  current source and Table 7 describes DVID\_Width settings in SET2 pin with external voltage divider. For example, 39.67mV DVID\_Threshold (SR =  $11.25mV/\mu s$ )/ 119mV DVID\_threshold (SR =  $33.75mV/\mu s$ ) and  $36\mu s$  DVID\_Width are designed (OCP sets as 110% ICCMAX, RSET sets as 133% low frequency ramp / 200% high frequency ramp). According to the Table 6 and Table 7, the DVID\_Threshold set voltage should be between 0.4254V to 0.4473V and the DVID\_Width set voltage should be between 1.051V to 1.073V. Please note that a high accuracy resistor is needed for this setting, <1% error tolerance is recommended.



Table 6. SET1 Pin Setting for DVID\_Threshold

|         | $\Delta V_{SET1} = 80$ | $0\mu A \times \frac{R1 \times R2}{R1 + R2}$ |      | DVID_TI                 | hreshold                | OCP = %ICCMAX  |
|---------|------------------------|--|------|-------------------------|-------------------------|----------------|
| Min     | Typical                | Мах  | Unit | DVID SR<br>= 11.25mV/μs | DVID SR<br>= 33.75mV/μs | OCP = %ICCIMAX |
| 0.000   | 10.948                 | 21.896                                       | mV   |                         |                         | NA             |
| 25.024  | 35.973                 | 46.921                                       | mV   |                         |                         | 110%           |
| 50.049  | 60.997                 | 71.945                                       | mV   |                         |                         | 120%           |
| 75.073  | 86.022                 | 96.970                                       | mV   | 18.33mV                 | 55mV                    | 130%           |
| 100.098 | 111.046                | 121.994                                      | mV   | 10.33111                | Solliv                  | 140%           |
| 125.122 | 136.070                | 147.019                                      | mV   |                         |                         | 150%           |
| 150.147 | 161.095                | 172.043                                      | mV   |                         |                         | 160%           |
| 175.171 | 186.119                | 197.067                                      | mV   |                         |                         | NA             |
| 200.196 | 211.144                | 222.092                                      | mV   |                         |                         | NA             |
| 225.220 | 236.168                | 247.116                                      | mV   |                         |                         | 110%           |
| 250.244 | 261.193                | 272.141                                      | mV   |                         |                         | 120%           |
| 275.269 | 286.217                | 297.165                                      | mV   | T                       | 07.1/                   | 130%           |
| 300.293 | 311.241                | 322.190                                      | mV   | 29mV                    | 87mV                    | 140%           |
| 325.318 | 336.266                | 347.214                                      | mV   |                         |                         | 150%           |
| 350.342 | 361.290                | 372.239                                      | mV   |                         |                         | 160%           |
| 375.367 | 386.315                | 397.263                                      | mV   |                         |                         | NA             |
| 400.391 | 411.339                | 422.287                                      | mV   |                         |                         | NA             |
| 425.415 | 436.364                | 447.312                                      | mV   |                         |                         | 110%           |
| 450.440 | 461.388                | 472.336                                      | mV   |                         |                         | 120%           |
| 475.464 | 486.413                | 497.361                                      | mV   | T                       | 440 )/                  | 130%           |
| 500.489 | 511.437                | 522.385                                      | mV   | 39.67mV                 | 119mV                   | 140%           |
| 525.513 | 536.461                | 547.410                                      | mV   |                         |                         | 150%           |
| 550.538 | 561.486                | 572.434                                      | mV   |                         |                         | 160%           |
| 575.562 | 586.510                | 597.458                                      | mV   |                         |                         | NA             |
| 600.587 | 611.535                | 622.483                                      | mV   |                         |                         | NA             |
| 625.611 | 636.559                | 647.507                                      | mV   |                         |                         | 110%           |
| 650.635 | 661.584                | 672.532                                      | mV   |                         |                         | 120%           |
| 675.660 | 686.608                | 697.556                                      | mV   | T                       | 454 \( \)               | 130%           |
| 700.684 | 711.632                | 722.581                                      | mV   | 50.33mV                 | 151mV                   | 140%           |
| 725.709 | 736.657                | 747.605                                      | mV   |                         |                         | 150%           |
| 750.733 | 761.681                | 772.630                                      | mV   |                         |                         | 160%           |
| 775.758 | 786.706                | 797.654                                      | mV   |                         |                         | NA             |



|          | ΔV <sub>SET1</sub> = 80 | $0\mu A \times \frac{R1 \times R2}{R1 + R2}$ |      | DVID_TI                 | hreshold                | OOD WICOMAY   |
|----------|-------------------------|--|------|-------------------------|-------------------------|---------------|
| Min      | Typical                 | Мах  | Unit | DVID SR<br>= 11.25mV/μs | DVID SR<br>= 33.75mV/μs | OCP = %ICCMAX |
| 800.782  | 811.730                 | 822.678                                      | mV   |                         |                         | NA            |
| 825.806  | 836.755                 | 847.703                                      | mV   |                         |                         | 110%          |
| 850.831  | 861.779                 | 872.727                                      | mV   |                         |                         | 120%          |
| 875.855  | 886.804                 | 897.752                                      | mV   | C1 m) /                 | 102m)/                  | 130%          |
| 900.880  | 911.828                 | 922.776                                      | mV   | 61mV                    | 183mV                   | 140%          |
| 925.904  | 936.852                 | 947.801                                      | mV   |                         |                         | 150%          |
| 950.929  | 961.877                 | 972.825                                      | mV   |                         |                         | 160%          |
| 975.953  | 986.901                 | 997.849                                      | mV   |                         |                         | NA            |
| 1000.978 | 1011.926                | 1022.874                                     | mV   |                         |                         | NA            |
| 1026.002 | 1036.950                | 1047.898                                     | mV   |                         |                         | 110%          |
| 1051.026 | 1061.975                | 1072.923                                     | mV   |                         |                         | 120%          |
| 1076.051 | 1086.999                | 1097.947                                     | mV   | 74.07.1/                | 045 \                   | 130%          |
| 1101.075 | 1112.023                | 1122.972                                     | mV   | 71.67mV                 | 215mV                   | 140%          |
| 1126.100 | 1137.048                | 1147.996                                     | mV   |                         |                         | 150%          |
| 1151.124 | 1162.072                | 1173.021                                     | mV   |                         |                         | 160%          |
| 1176.149 | 1187.097                | 1198.045                                     | mV   |                         |                         | NA            |
| 1201.173 | 1212.121                | 1223.069                                     | mV   |                         |                         | NA            |
| 1226.197 | 1237.146                | 1248.094                                     | mV   |                         |                         | 110%          |
| 1251.222 | 1262.170                | 1273.118                                     | mV   |                         |                         | 120%          |
| 1276.246 | 1287.195                | 1298.143                                     | mV   | 00.00)/                 | 0.47\/                  | 130%          |
| 1301.271 | 1312.219                | 1323.167                                     | mV   | 82.33mV                 | 247mV                   | 140%          |
| 1326.295 | 1337.243                | 1348.192                                     | mV   |                         |                         | 150%          |
| 1351.320 | 1362.268                | 1373.216                                     | mV   |                         |                         | 160%          |
| 1376.344 | 1387.292                | 1398.240                                     | mV   |                         |                         | NA            |
| 1401.369 | 1412.317                | 1423.265                                     | mV   |                         |                         | NA            |
| 1426.393 | 1437.341                | 1448.289                                     | mV   |                         |                         | 110%          |
| 1451.417 | 1462.366                | 1473.314                                     | mV   |                         |                         | 120%          |
| 1476.442 | 1487.390                | 1498.338                                     | mV   | 001/                    | 0701/                   | 130%          |
| 1501.466 | 1512.414                | 1523.363                                     | mV   | 93mV                    | 279mV                   | 140%          |
| 1526.491 | 1537.439                | 1548.387                                     | mV   |                         |                         | 150%          |
| 1551.515 | 1562.463                | 1573.412                                     | mV   |                         |                         | 160%          |
| 1576.540 | 1587.488                | 1598.436                                     | mV   |                         |                         | NA            |



Table 7. SET2 Pin Setting for DVID\_Width

|         | $V_{SET2} = \frac{R2}{R1 + R2} \times V_{REF}$ ( $V_{REF}$ is 3.2V during Pin Setting) |         |      | DVID_Width | RSET<br>%410k RTON          |                              |  |
|---------|--|---------|------|------------|-----------------------------|------------------------------|--|
| Min     | Typical  | Max     | Unit | DVID_WIGHT | Low F <sub>SW</sub><br>Ramp | High F <sub>SW</sub><br>Ramp |  |
| 0.000   | 10.948   | 21.896  | mV   |            | 100%                        | 133%                         |  |
| 25.024  | 35.973   | 46.921  | mV   |            | 117%                        | 167%                         |  |
| 50.049  | 60.997   | 71.945  | mV   |            | 133%                        | 200%                         |  |
| 75.073  | 86.022   | 96.970  | mV   | 1          | 150%                        | 233%                         |  |
| 100.098 | 111.046  | 121.994 | mV   | - 6μs      | 167%                        | 267%                         |  |
| 125.122 | 136.070  | 147.019 | mV   |            | 183%                        | 300%                         |  |
| 150.147 | 161.095  | 172.043 | mV   |            | 200%                        | 333%                         |  |
| 175.171 | 186.119  | 197.067 | mV   |            | 217%                        | 367%                         |  |
| 200.196 | 211.144  | 222.092 | mV   |            | 100%                        | 133%                         |  |
| 225.220 | 236.168  | 247.116 | mV   | ]          | 117%                        | 167%                         |  |
| 250.244 | 261.193  | 272.141 | mV   |            | 133%                        | 200%                         |  |
| 275.269 | 286.217  | 297.165 | mV   | 10 -       | 150%                        | 233%                         |  |
| 300.293 | 311.241  | 322.190 | mV   | 12μs       | 167%                        | 267%                         |  |
| 325.318 | 336.266  | 347.214 | mV   |            | 183%                        | 300%                         |  |
| 350.342 | 361.290  | 372.239 | mV   |            | 200%                        | 333%                         |  |
| 375.367 | 386.315  | 397.263 | mV   |            | 217%                        | 367%                         |  |
| 400.391 | 411.339  | 422.287 | mV   |            | 100%                        | 133%                         |  |
| 425.415 | 436.364  | 447.312 | mV   |            | 117%                        | 167%                         |  |
| 450.440 | 461.388  | 472.336 | mV   |            | 133%                        | 200%                         |  |
| 475.464 | 486.413  | 497.361 | mV   | 10         | 150%                        | 233%                         |  |
| 500.489 | 511.437  | 522.385 | mV   | 18μs       | 167%                        | 267%                         |  |
| 525.513 | 536.461  | 547.410 | mV   |            | 183%                        | 300%                         |  |
| 550.538 | 561.486  | 572.434 | mV   |            | 200%                        | 333%                         |  |
| 575.562 | 586.510  | 597.458 | mV   |            | 217%                        | 367%                         |  |
| 600.587 | 611.535  | 622.483 | mV   |            | 100%                        | 133%                         |  |
| 625.611 | 636.559  | 647.507 | mV   |            | 117%                        | 167%                         |  |
| 650.635 | 661.584  | 672.532 | mV   |            | 133%                        | 200%                         |  |
| 675.660 | 686.608  | 697.556 | mV   | 24         | 150%                        | 233%                         |  |
| 700.684 | 711.632  | 722.581 | mV   | 24μs       | 167%                        | 267%                         |  |
| 725.709 | 736.657  | 747.605 | mV   |            | 183%                        | 300%                         |  |
| 750.733 | 761.681  | 772.630 | mV   |            | 200%                        | 333%                         |  |
| 775.758 | 786.706  | 797.654 | mV   |            | 217%                        | 367%                         |  |
| 800.782 | 811.730  | 822.678 | mV   |            | 100%                        | 133%                         |  |
| 825.806 | 836.755  | 847.703 | mV   |            | 117%                        | 167%                         |  |
| 850.831 | 861.779  | 872.727 | mV   |            | 133%                        | 200%                         |  |
| 875.855 | 886.804  | 897.752 | mV   | 30μs       | 150%                        | 233%                         |  |
| 900.880 | 911.828  | 922.776 | mV   |            | 167%                        | 267%                         |  |
| 925.904 | 936.852  | 947.801 | mV   |            | 183%                        | 300%                         |  |
| 950.929 | 961.877  | 972.825 | mV   |            | 200%                        | 333%                         |  |
| 975.953 | 986.901  | 997.849 | mV   |            | 217%                        | 367%                         |  |



|          | $V_{SET2} = \frac{R2}{R1 + R2}$ $(V_{RFF} \text{ is } 3.2V \text{ du})$ |          | V <sub>REF</sub> ing Pin Setting) <b>DVID Wid</b> |               |                             | SET<br>CRTON                 |
|----------|---|----------|---|---------------|-----------------------------|------------------------------|
| Min      | Typical   | Max      | Unit  | _ bvib_widiii | Low F <sub>SW</sub><br>Ramp | High F <sub>SW</sub><br>Ramp |
| 1000.978 | 1011.926  | 1022.874 | mV  |               | 100%                        | 133%                         |
| 1026.002 | 1036.950  | 1047.898 | mV  |               | 117%                        | 167%                         |
| 1051.026 | 1061.975  | 1072.923 | mV  |               | 133%                        | 200%                         |
| 1076.051 | 1086.999  | 1097.947 | mV  |               | 150%                        | 233%                         |
| 1101.075 | 1112.023  | 1122.972 | mV  | 36μs          | 167%                        | 267%                         |
| 1126.100 | 1137.048  | 1147.996 | mV  |               | 183%                        | 300%                         |
| 1151.124 | 1162.072  | 1173.021 | mV  |               | 200%                        | 333%                         |
| 1176.149 | 1187.097  | 1198.045 | mV  |               | 217%                        | 367%                         |
| 1201.173 | 1212.121  | 1223.069 | mV  |               | 100%                        | 133%                         |
| 1226.197 | 1237.146  | 1248.094 | mV  |               | 117%                        | 167%                         |
| 1251.222 | 1262.170  | 1273.118 | mV  |               | 133%                        | 200%                         |
| 1276.246 | 1287.195  | 1298.143 | mV  | 10.5          | 150%                        | 233%                         |
| 1301.271 | 1312.219  | 1323.167 | mV  | — 42μs        | 167%                        | 267%                         |
| 1326.295 | 1337.243  | 1348.192 | mV  |               | 183%                        | 300%                         |
| 1351.320 | 1362.268  | 1373.216 | mV  |               | 200%                        | 333%                         |
| 1376.344 | 1387.292  | 1398.240 | mV  |               | 217%                        | 367%                         |
| 1401.369 | 1412.317  | 1423.265 | mV  |               | 100%                        | 133%                         |
| 1426.393 | 1437.341  | 1448.289 | mV  |               | 117%                        | 167%                         |
| 1451.417 | 1462.366  | 1473.314 | mV  |               | 133%                        | 200%                         |
| 1476.442 | 1487.390  | 1498.338 | mV  | 40            | 150%                        | 233%                         |
| 1501.466 | 1512.414  | 1523.363 | mV  | — 48μs        | 167%                        | 267%                         |
| 1526.491 | 1537.439  | 1548.387 | mV  |               | 183%                        | 300%                         |
| 1551.515 | 1562.463  | 1573.412 | mV  |               | 200%                        | 333%                         |
| 1576.540 | 1587.488  | 1598.436 | mV  |               | 217%                        | 367%                         |

#### **Ramp Compensation**

The G-NAVP<sup>TM</sup> topology is one type of ripple based control that has fast transient response and can lower BOM cost. However, ripple based control usually has poor noise immunity. The RT3607CE provides the ramp compensation to increase noise immunity and reduce jitter at the switching node. Figure 20 shows the ramp compensation.




Figure 20. Ramp Compensation

For the RT3607CE, the ramp compensation also needs to be considered during mode transition from PS0/1 to PS2. For achieving smooth mode transition into PS2, a proper ramp compensation design is necessary. Since the ramp compensation needs to be proportional to the

on-time, the RAMP is set as  $133\% \times \frac{F_S}{400k}$ 

#### Quick Response (QR) Mechanism

When the transient load step-up becomes quite large, it is difficult for loop response to meet the energy transfer. Hence, that output voltage generate undershoot to fail specification. The RT3607CE has Quick Response (QR) mechanism being able to improve this issue. It adopts a nonlinear control mechanism which can disable interleaving function and simultaneously turn on all UGATE one pulse at instantaneous step-up transient load to restrain the output voltage drooping. Figure 21 shows the QR behavior.




Figure 21. Quick Response Mechanism

The output voltage signal behavior needs to be detected so that QR mechanism can be trigged. The output voltage signal is via a remote sense line to connect at the VSEN pin which is shown in Figure 22. The QR mechanism needs to set QR width and QR threshold. Both definitions are shown in Figure 21. A proper QR mechanism set can meet different applications. The SET2 can set QR threshold and QR width by internal current source  $80\mu A$  with multifunction pin setting mechanism.




Figure 22. Simplified QR Trigger Schematic

For example, QR threshold 20mV/10mV at PS0/PS1 and 2.22 x TON QR width are set. According to Table 8, the set voltage should be between 0.4504V and 0.4723V. Please note that a high accuracy resistor is needed for this setting accuracy, <1% error tolerance is recommended. In Table 8, there are some "NA" marks in QRWIDTH section. It means that users should not use it to avoid the possibility of shift digital code due to tolerance concern.



Table 8. SET2 Pin Setting for QR Threshold and QR Width

|         | ΔV <sub>SET2</sub> = 80μ | $A \times \frac{R1 \times R2}{R1 + R2}$ |      | QR Th   | reshold | QR Width (%TON) |
|---------|--------------------------|---|------|---------|---------|-----------------|
| Min     | Typical                  | Max                                     | Unit | PS0     | PS1     | , ,             |
| 0.000   | 10.948                   | 21.896                                  | mV   |         |         | NA              |
| 25.024  | 35.973                   | 46.921                                  | mV   |         |         | Disable         |
| 50.049  | 60.997                   | 71.945                                  | mV   |         |         | 222%            |
| 75.073  | 86.022                   | 96.970                                  | mV   | 45.00\/ | 40>/    | 177.6%          |
| 100.098 | 111.046                  | 121.994                                 | mV   | 15mV    | 10mV    | 133.2%          |
| 125.122 | 136.070                  | 147.019                                 | mV   |         |         | 88%             |
| 150.147 | 161.095                  | 172.043                                 | mV   |         |         | 44%             |
| 175.171 | 186.119                  | 197.067                                 | mV   |         |         | NA              |
| 200.196 | 211.144                  | 222.092                                 | mV   |         |         | NA              |
| 225.220 | 236.168                  | 247.116                                 | mV   |         |         | Disable         |
| 250.244 | 261.193                  | 272.141                                 | mV   |         |         | 222%            |
| 275.269 | 286.217                  | 297.165                                 | mV   | 45.00\/ | 45.00\  | 177.6%          |
| 300.293 | 311.241                  | 322.190                                 | mV   | 15mV    | 15mV    | 133.2%          |
| 325.318 | 336.266                  | 347.214                                 | mV   |         |         | 88%             |
| 350.342 | 361.290                  | 372.239                                 | mV   |         |         | 44%             |
| 375.367 | 386.315                  | 397.263                                 | mV   |         |         | NA              |
| 400.391 | 411.339                  | 422.287                                 | mV   |         |         | NA              |
| 425.415 | 436.364                  | 447.312                                 | mV   |         |         | Disable         |
| 450.440 | 461.388                  | 472.336                                 | mV   |         |         | 222%            |
| 475.464 | 486.413                  | 497.361                                 | mV   | 20m\/   | 10mV    | 177.6%          |
| 500.489 | 511.437                  | 522.385                                 | mV   | 20mV    | TOTTO   | 133.2%          |
| 525.513 | 536.461                  | 547.410                                 | mV   |         |         | 88%             |
| 550.538 | 561.486                  | 572.434                                 | mV   |         |         | 44%             |
| 575.562 | 586.510                  | 597.458                                 | mV   |         |         | NA              |
| 600.587 | 611.535                  | 622.483                                 | mV   |         |         | NA              |
| 625.611 | 636.559                  | 647.507                                 | mV   |         |         | Disable         |
| 650.635 | 661.584                  | 672.532                                 | mV   |         |         | 222%            |
| 675.660 | 686.608                  | 697.556                                 | mV   | 20m\/   | 15mV    | 177.6%          |
| 700.684 | 711.632                  | 722.581                                 | mV   | 20mV    | ISIIIV  | 133.2%          |
| 725.709 | 736.657                  | 747.605                                 | mV   |         |         | 88%             |
| 750.733 | 761.681                  | 772.630                                 | mV   |         |         | 44%             |
| 775.758 | 786.706                  | 797.654                                 | mV   |         | Γ       | NA              |



|          | ΔV <sub>SET2</sub> = 80μ | $A \times \frac{R1 \times R2}{R1 + R2}$ |      | QR Th | reshold | QR Width (%TON) |
|----------|--------------------------|---|------|-------|---------|-----------------|
| Min      | Typical                  | Max                                     | Unit | PS0   | PS1     | , ,             |
| 800.782  | 811.730                  | 822.678                                 | mV   |       |         | NA              |
| 825.806  | 836.755                  | 847.703                                 | mV   |       |         | Disable         |
| 850.831  | 861.779                  | 872.727                                 | mV   |       |         | 222%            |
| 875.855  | 886.804                  | 897.752                                 | mV   | 05:\/ | 40>/    | 177.6%          |
| 900.880  | 911.828                  | 922.776                                 | mV   | 25mV  | 10mV    | 133.2%          |
| 925.904  | 936.852                  | 947.801                                 | mV   |       |         | 88%             |
| 950.929  | 961.877                  | 972.825                                 | mV   |       |         | 44%             |
| 975.953  | 986.901                  | 997.849                                 | mV   |       |         | NA              |
| 1000.978 | 1011.926                 | 1022.874                                | mV   |       |         | NA              |
| 1026.002 | 1036.950                 | 1047.898                                | mV   |       |         | Disable         |
| 1051.026 | 1061.975                 | 1072.923                                | mV   |       |         | 222%            |
| 1076.051 | 1086.999                 | 1097.947                                | mV   | 05)/  | 45\     | 177.6%          |
| 1101.075 | 1112.023                 | 1122.972                                | mV   | 25mV  | 15mV    | 133.2%          |
| 1126.100 | 1137.048                 | 1147.996                                | mV   |       |         | 88%             |
| 1151.124 | 1162.072                 | 1173.021                                | mV   |       |         | 44%             |
| 1176.149 | 1187.097                 | 1198.045                                | mV   |       |         | NA              |
| 1201.173 | 1212.121                 | 1223.069                                | mV   |       |         | NA              |
| 1226.197 | 1237.146                 | 1248.094                                | mV   |       |         | Disable         |
| 1251.222 | 1262.170                 | 1273.118                                | mV   |       |         | 222%            |
| 1276.246 | 1287.195                 | 1298.143                                | mV   | 20m\/ | 10mV    | 177.6%          |
| 1301.271 | 1312.219                 | 1323.167                                | mV   | 30mV  | TOTTO   | 133.2%          |
| 1326.295 | 1337.243                 | 1348.192                                | mV   |       |         | 88%             |
| 1351.320 | 1362.268                 | 1373.216                                | mV   |       |         | 44%             |
| 1376.344 | 1387.292                 | 1398.240                                | mV   |       |         | NA              |
| 1401.369 | 1412.317                 | 1423.265                                | mV   |       |         | NA              |
| 1426.393 | 1437.341                 | 1448.289                                | mV   |       |         | Disable         |
| 1451.417 | 1462.366                 | 1473.314                                | mV   |       | [       | 222%            |
| 1476.442 | 1487.390                 | 1498.338                                | mV   | 20m\/ | 15m\/   | 177.6%          |
| 1501.466 | 1512.414                 | 1523.363                                | mV   | 30mV  | 15mV    | 133.2%          |
| 1526.491 | 1537.439                 | 1548.387                                | mV   |       |         | 88%             |
| 1551.515 | 1562.463                 | 1573.412                                | mV   |       |         | 44%             |
| 1576.540 | 1587.488                 | 1598.436                                | mV   |       |         | NA              |



#### **Current Monitor, IMON**

The RT3607CE includes a current monitor (IMON) function which can be used to detect over-current protection and the maximum processor current ICCMAX, and also sets a part of current gain in the load-line setting. It produces an analog voltage proportional to output current between the IMON and VREF pins.

The calculation for IMON-VREF voltage is shown as below:

$$V_{IMON} - V_{REF} = \frac{DCR}{R_{CS}} \times R_{EQ} \times (I_{L1} + I_{L2} + I_{L3} + I_{L4})$$

where I<sub>L1</sub>+I<sub>L2</sub>+I<sub>L3</sub>+I<sub>L4</sub> are output current and the definitions of DCR,  $R_{CS}$  and  $R_{EQ}$  can refer to Figure 12.

#### **Over-Current Protection**

The RT3607CE provides Over-Current Protection (OCP) which is set by the SET1 pin. The OCP threshold setting can refer to ICCMAX current in Table 5. For example, if ICCMAX is set as 120A, users can set voltage by using the external voltage divider on the SET1 pin as 0.754V typically. If 156A OCP (130% x ICCMAX) threshold and DVID TH  $(SR = 11.25 \text{mV/}\mu\text{s}) = 39.67 \text{mV/DVID}$  TH  $(SR = 33.75 \text{mV/}\mu\text{s}) = 119 \text{mV}$  will be set. According to Table 6, the set voltage should be between 0.4755V and 0.4974V. When output current is higher than the OCP threshold, OCP is latched with a 40µs delay to prevent false trigger. Besides, the OCP function is masked when dynamic VID transient occurs, and soft-start period. And the OCP function will re-active after 46µs of DVID or softstart alert is asserted.

### **Output Over-Voltage Protection**

An OVP condition is detected when the VSEN pin is 350mV more than VID as VID > 1V. If VID < 1V, the OVP is detected when the VSEN pin is 350mV more than 1V. When OVP is detected, the high-side gate voltage UGATEx is pulled low and the low-side gate voltage LGATEx is pulled high. OVP is latched with a 0.5µs delayto prevent false trigger. Besides, the OVP function will be masked during DVID and soft-start period. After 46µs of DVID or soft-start alert is asserted, the OVP function will re-active.

#### **Negative Voltage Protection**

Since the OVP latch continuously turns on all low-side MOSFETs of the VR, the VR will suffer negative output voltage. When the VSEN detects a voltage below –0.07V after triggering OVP, the VR triggers NVP to turn off all low-side MOSFETs of the VR while the high-side MOSFETs remain off. After triggering NVP, if the output voltage rises above 0V, the OVP latch restarts to turn on all low-side MOSFETs. Therefore, the output voltage may bounce between 0V and -0.07V due to OVP latch and NVP triggering. The NVP function will be active only after OVP is triggered.

### **Current Loop Design in Details**






Figure 23. Current Loop Structure

Figure 23 shows the whole current loop structure. The current loop plays an important role in the RT3607CE that can decide ACLL performance, DCLL accuracy and ICCMAX accuracy. For ACLL performance, the correct compensator design is assumed, if RC network time constant matches inductor time constant Lx/DCRx, an expected load transient waveform can be designed. If RxCx network time constant is larger than inductor time constant Lx/DCRx, Vcore waveform has a sluggish droop during load transient. If RxCx network is smaller than inductor time constant Lx/DCRx, a worst Vcore waveform will sag to create an undershooting to fail the specification. Rx is highly recommended as two 0603 size resistors in series to

enhance the lout reporting accuracy.  $C_X$  is suggested X7R type for the application. Figure 24 shows the variety  $R_XC_X$  constant corresponding to the output waveforms.








Figure 24. All Kind of R<sub>x</sub>C<sub>x</sub> Constants

For DCLL performance and ICCMAX accuracy, since the copper wire of inductor has a positive temperature coefficient, when temperature goes high in the heavy load condition, DCR value goes large simultaneously. A resistor network with NTC thermistor compensation connecting between the IMON and REF pins is necessary to compensate the positive temperature coefficient of inductor DCR. The design flow is as follows:

Step1 : Given the three system temperature  $T_L$ ,  $T_R$  and  $T_H$ , at which are compensated.

Step2: Three equations can be listed as

$$\frac{DCR(T_{L})}{680} \times \sum_{i=1}^{4} i_{Li} \times R_{EQ}(T_{L}) = 1.6$$

$$\frac{DCR(T_{R})}{680} \times \sum_{i=1}^{4} i_{Li} \times R_{EQ}(T_{R}) = 1.6$$

$$\frac{DCR(T_{H})}{680} \times \sum_{i=1}^{4} i_{Li} \times R_{EQ}(T_{H}) = 1.6$$

#### Where:

(1) The relationship between DCR and temperature is as follows:

DCR (T) = DCR 
$$(25^{\circ}C) \times [1 + 0.00393 (T - 25)]$$

(2)  $R_{\text{EQ}}(T)$  is the equivalent resistor of the resistor network with a NTC thermister

$$R_{EQ}(T) = R_{IMON1} + \left\{ R_{IMON2} / \left[ R_{IMON3} + R_{NTC}(T) \right] \right\}$$

And the relationship between NTC and temperature is as follows:

$$R_{NTC}(T) = R_{NTC} (25^{\circ}C) \times e^{\beta(\frac{1}{T+273} - \frac{1}{298})}$$

 $\beta$  is in the NTC thermister datasheet.

Step3 : Three equations and three unknowns,  $R_{\text{IMON1}}$ ,  $R_{\text{IMON2}}$  and  $R_{\text{IMON3}}$  can be found out unique solution.

$$R_{IMON1} = K_{TR} - \frac{R_{IMON2} \times (R_{NTCTR} + R_{IMON3})}{R_{IMON2} + R_{NTCTR} + R_{IMON3}}$$

$$R_{\text{IMON2}} = \sqrt{\frac{[K_{R3}^2 + K_{R3}(R_{\text{NTCTL}} + R_{\text{NTCTR}})}{+R_{\text{NTCTL}}R_{\text{NTCTR}}]\alpha_{\text{TL}}}}$$

$$R_{IMON3} = -R_{IMON2} + K_{R3}$$

Where:

$$\alpha_{TH} = \frac{K_{TH} - K_{TR}}{R_{NTCTH} - R_{NTCTR}}$$

$$\alpha_{TL} = \frac{K_{TL} - K_{TR}}{R_{NTCTL} - R_{NTCTR}}$$

$$K_{R3} = \frac{(\alpha_{TH} / \alpha_{TL})R_{NTCTH} - R_{NTCTL}}{1 - (\alpha_{TH} / \alpha_{TL})}$$

$$K_{TL} = \frac{1.6}{G_{CS(TL)} \times I_{CC-MAX}}$$

$$K_{TR} = \frac{1.6}{G_{CS(TR)} \times I_{CC-MAX}}$$

$$K_{TH} = \frac{1.6}{G_{CS(TH)} \times I_{CC-MAX}}$$



### **Design Step:**

The RT3607CE Excel based design tool is available. Users can contact your Richtek representative to get the spreadsheet. Three main design procedures for the RT3607CE design, first step is initial settings, second step is loop design and the last step is protection settings. The following design example is to explain the RT3607CE design procedure:

|                            | V <sub>CORE</sub> Specification |
|----------------------------|---------------------------------|
| Input Voltage              | 12V                             |
| No. of Phases              | 4                               |
| ICCMAX                     | 110A                            |
| ICC-DY                     | 80A                             |
| ICC-TDC                    | 85A                             |
| Load Line                  | 1.7mΩ                           |
| Fast Slew Rate             | 10mV/μs                         |
| Max Switching<br>Frequency | 400kHz                          |

In IMVP8 VRTB Guideline, the output filter requirements of VRTB specification for desktop platform are:

Output Inductor :  $220nH/0.49m\Omega$ 

Output Bulk Capacitor :  $560\mu F/2.5V/5m\Omega(max)$  4 to 5pcs Output Ceramic Capacitor :  $22\mu F/0805$  (14pcs max in-

cavity)

Output Ceramic Capacitor :  $10\mu F/0805$  (5pcs max periphery)

## (1) Initial Settings:

- RT3607CE initial voltage is 0.9V
- IBIAS needs to connect a  $100k\Omega$  resistor to ground.
- A voltage divider for setting DVD can choose  $R_{DVD\_U}$  =  $510k\Omega$  and  $R_{DVD\_L}$  =  $125k\Omega$  to set  $V_{DVD}$  > 2V, RT3607CE enabled.

## (2) Loop Design:

On time setting: Using the specification, T<sub>ON</sub> is

$$T_{ON} = \frac{R_{TON} \times 4.73p \times 1.2}{V_{IN} - V_{DAC}}$$
  $(V_{DAC} < 1.2) = 173n$ 

The on time setting resistor  $R_{TON} = 330 k\Omega$ 

 Current sensor adopts lossless RC filter to sense current signal in DCR. For getting an expect load transient waveform, RxCx time constant needs to match Lx/DCRx per phase. Cx = 0.47μF is set, then

$$R_X = \frac{L_X}{0.47\mu F \times DCR_X} = 960\Omega$$

- IMON resistor network design :  $T_L$  = 25°C,  $T_R$  = 50°C and  $T_H$  = 100°C are decided, NTC thermistor = 100k $\Omega$ @25°C,  $\beta$  = 4485 and ICCMAX = 110A. According to the sub-section "Current Loop Design in Details",  $R_{IMON1}$  = 7.32k $\Omega$ ,  $R_{IMON2}$  = 14.619k $\Omega$  and  $R_{IMON3}$  = 14.177k $\Omega$  can be decided. The  $R_{EQ}$  (25°C) = 20.82k $\Omega$ .
- Load-line design :  $1.7m\Omega$  droop is requirement, because  $R_{EQ}(25^{\circ}C)$  has decided, the voltage loop Av gain is also can be decided by following equation :

$$R_{LL} = \frac{A_I}{A_V} = \frac{\frac{1}{3} \times \frac{DCR}{R_{CS}} \times R_{EQ}}{\frac{R2}{R1}} (m\Omega)$$

Where DCR(25°C) = 0.49m $\Omega$ , R<sub>CS</sub> = 680 $\Omega$  and R<sub>EQ</sub>(25°C) = 20.82k $\Omega$ . Hence, the A<sub>V</sub> = R<sub>2</sub>/R<sub>1</sub> = 2.87 can be obtained. R<sub>1</sub> = 10k $\Omega$  is usually decided, so R<sub>2</sub> = 28.66k $\Omega$ .

 Typical compensator design can use the following equations to design the C<sub>1</sub> and C<sub>2</sub> values

$$C1 = \frac{1}{R1 \times \pi \times f_{SW}} \approx 80 \text{pF}$$

$$C2 = \frac{C_{OUT} \times ESR}{R2} \approx 98 \text{pF}$$

For Intel platform, in order to induce the band width to enhance transient performance to meet Intel's criterion, the compensator of Zero can be designed close to 1/10 of switching frequency.

 SET1 resistor network design: First the ICCMAX is designed as 110A. Next, OCP threshold is designed as 1.5 x ICCMAX. Last, DVID compensation parameters need to be decided. The DVID\_TH can be calculated as following equation:

$$V_{DVID\_TH} = LL \times C_{OUT} \times \frac{dVID}{dt}$$



Where LL is load-line, C<sub>OUT</sub> is total output capacitance and dVID/dt is DVID fast slew rate. Thus, V<sub>DVID TH</sub> = 61mV is needed in this case. By using above information, the two equations can be listed by using multi-function pin setting mechanism.

$$0.691 = \frac{R2}{R1 + R2} \times 3.2$$
$$0.936 = 80 \mu A \times \frac{R1 \times R2}{R1 + R2}$$

 $R1 = 54.2k\Omega$ ,  $R2 = 14.937k\Omega$ 

SET2 resistor network design :

RAMP = 133% x 
$$\frac{400k}{400k}$$
 = 133%, 133% is set. And

DVID\_Width is chosen as 24µs typical. Last, the QR mechanism parameters need to be designed first. Initial QR\_TH is designed as 25mV/15mV at PS0/PS1 and QR Width is designed as 0.44 x Ton. By using the information, the two equations can be listed by using multi-function pin setting mechanism

$$0.6616 = \frac{R2}{R1 + R2} \times 3.2$$

$$1.162 = 80\mu A \times \frac{R1 \times R2}{R1 + R2}$$

$$R1 = 70.3k\Omega, R2 = 18.3k\Omega.$$

#### (3) Protection Settings:

- OVP protections: Because the initial voltage <1V, the OVP will be latched as VSEN pin voltage is 350mV more than 1V.
- TSEN and VR HOT design: Using the following equation to calculate related resistances for VR\_HOT setting.

$$V_{TSEN} = 80 \mu A \times \left(R1 \; / \! / \; \left(R2 + R_{NTC(100^{\circ}C)}\right)\right)$$

 $\bullet$  Choosing R1 is open and an NTC thermistor  $R_{\rm NTC}(25^{\circ}{\rm C})$ =  $100k\Omega$  which  $\beta$  = 4485. When temperature is  $100^{\circ}$ C, the  $R_{NTC(100^{\circ}C)}$  = 4.85k $\Omega$ . Then,  $R_2$  = 8.8k $\Omega$  can be calculated.

#### **AXG VR**

## Phase Disable (Before POR)

The number of active phases is determined by the internal circuitry that monitors the ISENAxN voltages during startup. Normally, the VR operates as a 3-phase PWM controller. Pulling ISENA3N to VCC programs a 2-phase operation and pulling ISENA2N and ISEN3N to VCC programs a 1-phase operation. Before POR, VR detects whether the voltages of ISENA2N and ISENA3N are higher than "VCC – 1V" respectively to decide how many phases should be active. Phase selection is only active during POR. When POR = high, the number of active phases is determined and latched. The unused ISENAxP pins are recommended to be connected to VCC and unused PWM pins can be left floating.

## **Switching Frequency Setting**

As mention in switching frequency setting section of CORE VR, connect a resistor  $R_{\text{TONA}}$  between input terminal and the TONSETA pin to set the on-time width.

$$\begin{split} T_{ONA} &= \frac{R_{TONA} \times 4.73p \times 1.2}{V_{IN} - V_{DAC}} \quad (V_{DAC} < 1.2) \\ T_{ONA} &= \frac{R_{TONA} \times 4.73p \times V_{DAC}}{V_{IN} - V_{DAC}} \quad (V_{DAC} \ge 1.2) \end{split}$$

For better efficiency of the given load range, the maximum switching frequency is suggested to be:

 $F_{SWA(MAX)} =$ 

$$\begin{aligned} VID1 + \frac{IccTDC}{N} \cdot \left(DCR + \frac{R_{ON\_LS,max}}{n_{LS}} - N \cdot R_{LL}\right) \\ \hline \left[V_{IN(MAX)} + \frac{IccTDC}{N} \cdot \left(\frac{R_{ON\_LS,max}}{n_{LS}} - \frac{R_{ON\_HS,max}}{n_{HS}}\right)\right] \cdot \left(T_{ONA} - T_D + T_{ONA,VAR}\right) + \frac{IccTDC}{N} \cdot \left(\frac{R_{ON\_LS,max}}{n_{LS}}\right) \cdot T_{D} \right] \end{aligned}$$

where F<sub>SW(MAX)</sub> is the maximum switching frequency, VID1 is the typical VID of application, V<sub>IN(MAX)</sub> is the maximum application input voltage, IccTDC is the thermal design current of application, N is the phase number. The R<sub>ON HS,max</sub> is the maximum equivalent high-side R<sub>DS(ON)</sub>, and n<sub>HS</sub> is the number of high-side MOSFETs; R<sub>ON LS.max</sub> is the maximum equivalent low-side R<sub>DS(ON)</sub>, and n<sub>LS</sub> is the number of low-side MOSFETs. T<sub>D</sub> is the summation of the high-side MOSFET delay time and the rising time, T<sub>ONA, VAR</sub> is the T<sub>ONA</sub> variation value. DCR is the inductor DCR, and R<sub>LL</sub> is the loadline setting. In addition, Richtek provides a Microsoft Excel-based spreadsheet to help design the R<sub>TON</sub> for RT3607CE.



When load increases, on-time keeps constant. The off-time width will be reduced so that loading can load more power from input terminal to regulate output voltage. Hence the loading current usually increases in case the switching frequency also increases. Higher switching frequency operation can reduce power components' size and PCB space, trading off the whole efficiency since switching related switching related loss increases, vice versa.

#### **Per Phase Current Sense**

In the RT3607CE, the current signal is used for load-line setting and Over-Current Protection (OCP). The inductor current sense method adopts the lossless current sensing for allowing high efficiency as illustrated in Figure 25. When inductance and DCR time constant is equal to  $R_{AX}C_{AX}$  filter network time constant, a voltage  $I_{LAX}\,x$  DCR will drop on  $C_{AX}\,$  to generate inductor current signal. According to Figure 25, the ISENAxN is as follows :

$$ISENAxN = \frac{I_{LAX} \times DCR}{R_{CSAx}}$$

Where  $L_{AX}$  / DCR =  $R_{AX}C_{AX}$  is held. The method can get high efficiency performance, but DCR value will be drifted by temperature, a NTC resistor should add in the resistor network in the IMONA pin to achieve DCR thermal compensation.

In RT3607CE design, the resistance of  $R_{CSAx}$  is restricted to  $680\Omega;$  moreover, the error of  $R_{CSAx}$  is recommended to be 1% or smaller.




Figure 25. Lossless current sense method

#### **Total Current Sense**

As presented in total current sense section of CORE VR, Figure 26 shows the total current sense method which connects the resistor network between the IMONA and VREF pins to set a part of current loop gain for load-line (droop) setting and set accurate over current protection.

$$V_{IMONA} - V_{REF} = \frac{DCR}{R_{CSA}} \times R_{EQA} \times (I_{LA1} + I_{LA2} + I_{LA3})$$

R<sub>EQA</sub> includes a NTC resistor to compensate DCR thermal drifting for high accuracy load-line (droop).




Figure 26. Total Current Sense Method

## Load-Line (Droop) Setting

The G-NAVP<sup>TM</sup> topology can set load-line (droop) via the current loop and the voltage loop, the load-line is a slope between load current I<sub>CCA</sub> and output voltage V<sub>AXG</sub> as shown Figure 27. Figure 28 shows the voltage control and current loop. By using the both loops, the load-line (droop) can be set easily. The load-line set equation is:

$$R_{LLA} = \frac{A_I}{A_V} = \frac{\frac{1}{3} \times \frac{DCR}{R_{CSA}} \times R_{EQA}}{\frac{RA2}{RA1}} (m\Omega)$$




Figure 27. Load-Line (Droop)




Figure 28. Voltage Loop and Current Loop

## **Compensator Design**

The compensator of the RT3607CE doesn't need a complex type II or type III compensator to optimize control loop performance. It can adopt a simple type I compensator (one pole, one zero) in the G-NAVP<sup>TM</sup> topology to achieve constant output impedance design for Intel IMVP8 ACLL specification. The one pole one zero compensator is shown as Figure 29, the transfer function of compensator should be design as following transfer function to achieve constant output impedance, i.e. Zo(s) = Ioad-Iine slope in the entire frequency range:

$$G_{CON}(S) \approx \frac{A_I}{R_{LLA}} \frac{1 + \frac{s}{\omega \times f_{SWA}}}{1 + \frac{s}{\omega_{ESRA}}}$$

Where A<sub>I</sub> is current loop gain, R<sub>LLA</sub> is load line for AXG VR,  $f_{SWA}$  is switching frequency for AXG VR and  $\omega_{ESRA}$  is a pole that should be located at 1 / (C<sub>OUTA</sub> x ESR). Then the CA1 and CA2 should be designed as follows :

$$CA1 = \frac{1}{RA1 \times \pi \times f_{SWA}} \qquad CA2 = \frac{C_{OUTA} \times ESR}{RA2}$$




Figure 29. Type I Compensator

#### **Differential Remote Sense Setting**

The VR provides differential remote-sense inputs to eliminate the effects of voltage drops along the PC board traces, CPU internal power routes and socket contacts. The CPU contains on-die sense pins,  $V_{CCAXG\_SENSE}$  and  $V_{SSAXG\_SENSE}$ . Connect RGNDA to  $V_{SSAXG\_SENSE}$  and connect FBA to  $V_{CCAXG\_SENSE}$  with a resistor to build the negative input path of the error amplifier as shown in Figure 30. The  $V_{DAC}$  and the precision voltage reference are referred to RGNDA for accurate remote sensing.




Figure 30. Remote Sensing Circuit

#### **Maximum Processor Current Setting, ICCMAXA**

The maximum processor current ICCMAXA can be set by the SETA1 pin. ICCMAXA register is set by an external voltage divider with the multi-function mechanism. Table 9 shows the ICCMAXA setting on the SETA1 pin. For example, ICCMAXA = 106A, the  $V_{ICCMAXA}$  needs to set as 0.671 typical. Additionally,  $V_{IMONA} - V_{REF}$  needs to be set as 1.6V at ICCMAXA when the maximum phase >1. As in 1-phase application, the  $V_{IMONA} - V_{REF}$  needs to be set as 0.4V at ICCMAXA. The ICCMAXA alert signal will be pulled to low level.

if  $V_{IMONA} - V_{REF}$  = 1.6V (for maximum phase >1) or  $V_{IMONA} - V_{REF}$  = 0.4V (for 1-phase application)



Table 9. SETA1 Pin Setting for ICCMAXA

|         |   |                  | 1 Pin Setting to | ITOOMAKA |      |
|---------|---|------------------|------------------|----------|------|
| `       | $V_{\text{SETA1}} = \frac{\text{R2}}{\text{R1+R2}}$ | $\times V_{REF}$ |                  |          |      |
|         | V <sub>REF</sub> is 3.2V dur                        |                  |                  | ICCMAXA  | Unit |
| Min     | Typical   | Max              | Unit             | ]        |      |
| 0.000   | 3.128   | 6.256            | mV               | 0        | Α    |
| 12.512  | 15.640  | 18.768           | mV               | 2        | Α    |
| 25.024  | 28.152  | 31.281           | mV               | 4        | Α    |
| 37.537  | 40.665  | 43.793           | mV               | 6        | Α    |
| 50.049  | 53.177  | 56.305           | mV               | 8        | Α    |
| 62.561  | 65.689  | 68.817           | mV               | 10       | Α    |
| 75.073  | 78.201  | 81.329           | mV               | 12       | Α    |
| 87.586  | 90.714  | 93.842           | mV               | 14       | Α    |
| 100.098 | 103.226   | 106.354          | mV               | 16       | Α    |
| 112.610 | 115.738   | 118.866          | mV               | 18       | Α    |
| 125.122 | 128.250   | 131.378          | mV               | 20       | Α    |
| 137.634 | 140.762   | 143.891          | mV               | 22       | Α    |
| 150.147 | 153.275   | 156.403          | mV               | 24       | Α    |
| 162.659 | 165.787   | 168.915          | mV               | 26       | Α    |
| 175.171 | 178.299   | 181.427          | mV               | 28       | Α    |
| 187.683 | 190.811   | 193.939          | mV               | 30       | Α    |
| 200.196 | 203.324   | 206.452          | mV               | 32       | Α    |
| 212.708 | 215.836   | 218.964          | mV               | 34       | Α    |
| 225.220 | 228.348   | 231.476          | mV               | 36       | Α    |
| 237.732 | 240.860   | 243.988          | mV               | 38       | Α    |
| 250.244 | 253.372   | 256.500          | mV               | 40       | Α    |
| 262.757 | 265.885   | 269.013          | mV               | 42       | Α    |
| 275.269 | 278.397   | 281.525          | mV               | 44       | Α    |
| 287.781 | 290.909   | 294.037          | mV               | 46       | Α    |
| 300.293 | 303.421   | 306.549          | mV               | 48       | Α    |
| 312.805 | 315.934   | 319.062          | mV               | 50       | Α    |
| 325.318 | 328.446   | 331.574          | mV               | 52       | Α    |
| 337.830 | 340.958   | 344.086          | mV               | 54       | Α    |
| 350.342 | 353.470   | 356.598          | mV               | 56       | А    |
| 362.854 | 365.982   | 369.110          | mV               | 58       | Α    |
| 375.367 | 378.495   | 381.623          | mV               | 60       | А    |
| 387.879 | 391.007   | 394.135          | mV               | 62       | А    |
| 400.391 | 403.519   | 406.647          | mV               | 64       | А    |
| 412.903 | 416.031   | 419.159          | mV               | 66       | А    |
| 425.415 | 428.543   | 431.672          | mV               | 68       | А    |
| 437.928 | 441.056   | 444.184          | mV               | 70       | Α    |
| 450.440 | 453.568   | 456.696          | mV               | 72       | Α    |
| 462.952 | 466.080   | 469.208          | mV               | 74       | А    |
| 475.464 | 478.592   | 481.720          | mV               | 76       | А    |



| \       | $V_{\text{SETA1}} = \frac{R2}{R1+R2}$         | $\times V_{REF}$ |      |         |      |
|---------|---|------------------|------|---------|------|
|         | (V <sub>REF</sub> is 3.2V during Pin Setting) |                  |      | ICCMAXA | Unit |
| Min     | Typical                                       | Max              | Unit |         |      |
| 487.977 | 491.105                                       | 494.233          | mV   | 78      | Α    |
| 500.489 | 503.617                                       | 506.745          | mV   | 80      | Α    |
| 513.001 | 516.129                                       | 519.257          | mV   | 82      | Α    |
| 525.513 | 528.641                                       | 531.769          | mV   | 84      | Α    |
| 538.025 | 541.153                                       | 544.282          | mV   | 86      | Α    |
| 550.538 | 553.666                                       | 556.794          | mV   | 88      | Α    |
| 563.050 | 566.178                                       | 569.306          | mV   | 90      | Α    |
| 575.562 | 578.690                                       | 581.818          | mV   | 92      | Α    |
| 588.074 | 591.202                                       | 594.330          | mV   | 94      | Α    |
| 600.587 | 603.715                                       | 606.843          | mV   | 96      | Α    |
| 613.099 | 616.227                                       | 619.355          | mV   | 98      | Α    |
| 625.611 | 628.739                                       | 631.867          | mV   | 100     | Α    |
| 638.123 | 641.251                                       | 644.379          | mV   | 102     | Α    |
| 650.635 | 653.763                                       | 656.891          | mV   | 104     | Α    |
| 663.148 | 666.276                                       | 669.404          | mV   | 106     | Α    |
| 675.660 | 678.788                                       | 681.916          | mV   | 108     | Α    |
| 688.172 | 691.300                                       | 694.428          | mV   | 110     | Α    |
| 700.684 | 703.812                                       | 706.940          | mV   | 112     | Α    |
| 713.196 | 716.325                                       | 719.453          | mV   | 114     | Α    |
| 725.709 | 728.837                                       | 731.965          | mV   | 116     | Α    |
| 738.221 | 741.349                                       | 744.477          | mV   | 118     | Α    |
| 750.733 | 753.861                                       | 756.989          | mV   | 120     | Α    |
| 763.245 | 766.373                                       | 769.501          | mV   | 122     | Α    |
| 775.758 | 778.886                                       | 782.014          | mV   | 124     | Α    |
| 788.270 | 791.398                                       | 794.526          | mV   | 126     | Α    |
| 800.782 | 803.910                                       | 807.038          | mV   | 128     | Α    |
| 813.294 | 816.422                                       | 819.550          | mV   | 130     | А    |
| 825.806 | 828.935                                       | 832.063          | mV   | 132     | Α    |
| 838.319 | 841.447                                       | 844.575          | mV   | 134     | Α    |
| 850.831 | 853.959                                       | 857.087          | mV   | 136     | Α    |
| 863.343 | 866.471                                       | 869.599          | mV   | 138     | Α    |
| 875.855 | 878.983                                       | 882.111          | mV   | 140     | А    |
| 888.368 | 891.496                                       | 894.624          | mV   | 142     | Α    |
| 900.880 | 904.008                                       | 907.136          | mV   | 144     | Α    |
| 913.392 | 916.520                                       | 919.648          | mV   | 146     | А    |
| 925.904 | 929.032                                       | 932.160          | mV   | 148     | Α    |
| 938.416 | 941.544                                       | 944.673          | mV   | 150     | Α    |
| 950.929 | 954.057                                       | 957.185          | mV   | 152     | А    |
| 963.441 | 966.569                                       | 969.697          | mV   | 154     | А    |
| 975.953 | 979.081                                       | 982.209          | mV   | 156     | A    |



| ,        | $V_{\text{SETA1}} = \frac{R2}{R1 + R2}$       | × V <sub>REF</sub> |      |         |      |
|----------|---|--------------------|------|---------|------|
|          | (V <sub>REF</sub> is 3.2V during Pin Setting) |                    |      | ICCMAXA | Unit |
| Min      | Typical                                       | Max                | Unit |         |      |
| 988.465  | 991.593                                       | 994.721            | mV   | 158     | Α    |
| 1000.978 | 1004.106                                      | 1007.234           | mV   | 160     | Α    |
| 1013.490 | 1016.618                                      | 1019.746           | mV   | 162     | Α    |
| 1026.002 | 1029.130                                      | 1032.258           | mV   | 164     | A    |
| 1038.514 | 1041.642                                      | 1044.770           | mV   | 166     | Α    |
| 1051.026 | 1054.154                                      | 1057.283           | mV   | 168     | Α    |
| 1063.539 | 1066.667                                      | 1069.795           | mV   | 170     | Α    |
| 1076.051 | 1079.179                                      | 1082.307           | mV   | 172     | Α    |
| 1088.563 | 1091.691                                      | 1094.819           | mV   | 174     | Α    |
| 1101.075 | 1104.203                                      | 1107.331           | mV   | 176     | Α    |
| 1113.587 | 1116.716                                      | 1119.844           | mV   | 178     | Α    |
| 1126.100 | 1129.228                                      | 1132.356           | mV   | 180     | Α    |
| 1138.612 | 1141.740                                      | 1144.868           | mV   | 182     | Α    |
| 1151.124 | 1154.252                                      | 1157.380           | mV   | 184     | Α    |
| 1163.636 | 1166.764                                      | 1169.892           | mV   | 186     | Α    |
| 1176.149 | 1179.277                                      | 1182.405           | mV   | 188     | Α    |
| 1188.661 | 1191.789                                      | 1194.917           | mV   | 190     | A    |
| 1201.173 | 1204.301                                      | 1207.429           | mV   | 192     | A    |
| 1213.685 | 1216.813                                      | 1219.941           | mV   | 194     | Α    |
| 1226.197 | 1229.326                                      | 1232.454           | mV   | 196     | Α    |
| 1238.710 | 1241.838                                      | 1244.966           | mV   | 198     | Α    |
| 1251.222 | 1254.350                                      | 1257.478           | mV   | 200     | A    |
| 1263.734 | 1266.862                                      | 1269.990           | mV   | 202     | Α    |
| 1276.246 | 1279.374                                      | 1282.502           | mV   | 204     | Α    |
| 1288.759 | 1291.887                                      | 1295.015           | mV   | 206     | Α    |
| 1301.271 | 1304.399                                      | 1307.527           | mV   | 208     | Α    |
| 1313.783 | 1316.911                                      | 1320.039           | mV   | 210     | Α    |
| 1326.295 | 1329.423                                      | 1332.551           | mV   | 212     | Α    |
| 1338.807 | 1341.935                                      | 1345.064           | mV   | 214     | Α    |
| 1351.320 | 1354.448                                      | 1357.576           | mV   | 216     | Α    |
| 1363.832 | 1366.960                                      | 1370.088           | mV   | 218     | Α    |
| 1376.344 | 1379.472                                      | 1382.600           | mV   | 220     | Α    |
| 1388.856 | 1391.984                                      | 1395.112           | mV   | 222     | Α    |
| 1401.369 | 1404.497                                      | 1407.625           | mV   | 224     | Α    |
| 1413.881 | 1417.009                                      | 1420.137           | mV   | 226     | Α    |
| 1426.393 | 1429.521                                      | 1432.649           | mV   | 228     | А    |
| 1438.905 | 1442.033                                      | 1445.161           | mV   | 230     | Α    |
| 1451.417 | 1454.545                                      | 1457.674           | mV   | 232     | Α    |
| 1463.930 | 1467.058                                      | 1470.186           | mV   | 234     | А    |
| 1476.442 | 1479.570                                      | 1482.698           | mV   | 236     | Α    |



|          | $V_{SETA1} = \frac{R2}{R1+R2} \times V_{REF}$ ( $V_{REF}$ is 3.2V during Pin Setting) |          |      |     | Unit |
|----------|---|----------|------|-----|------|
| Min      | Typical   | Max      | Unit |     |      |
| 1488.954 | 1492.082  | 1495.210 | mV   | 238 | Α    |
| 1501.466 | 1504.594  | 1507.722 | mV   | 240 | Α    |
| 1513.978 | 1517.107  | 1520.235 | mV   | 242 | Α    |
| 1526.491 | 1529.619  | 1532.747 | mV   | 244 | Α    |
| 1539.003 | 1542.131  | 1545.259 | mV   | 246 | Α    |
| 1551.515 | 1554.643  | 1557.771 | mV   | 248 | Α    |
| 1564.027 | 1567.155  | 1570.283 | mV   | 250 | Α    |
| 1576.540 | 1579.668  | 1582.796 | mV   | 252 | Α    |
| 1589.052 | 1592.180  | 1595.308 | mV   | 254 | Α    |



## Dynamic VID (DVID) Compensation for AXG VR

As mention in DVID compensation section of CORE VR, the RT3607CE also provides a DVID compensation function for AXG VR. A virtual charge current signal can be established by the SETA1 and SETA2 pins to cancel the real induced charge current signal.

Table 10 show the DVID\_Threshold in SETA1 pin with internal  $80\mu A$  current source and Table 11 describes DVID\_Width settings on SETA2 pin with external voltage

divider. For example, 39.67 mV DVID\_Threshold (SR =  $11.25 mV/\mu s$ ) / 119 mV DVID\_Threshold (SR =  $33.75 mV/\mu s$ ) and  $36 \mu s$  DVID\_Width are designed (OCPA sets as 110% ICCMAXA, RSETA sets as 133% low frequency ramp / 200% high frequency ramp). According to the Table 10 and Table 11, the DVID\_Threshold set voltage should be between 0.4254V to 0.4473V and the DVID\_Width set voltage should be between 1.051V to 1.073V. Please note that a high accuracy resistor is needed for this setting, <1% error tolerance is recommended.

Table 10. SETA1 Pin Setting for DVID\_Threshold

|         | ΔV <sub>SETA1</sub> = 80 | $0\mu A \times \frac{R1 \times R2}{R1 + R2}$ |      | DVID_TI                 | nreshold                | OCP = %ICCMAX |
|---------|--------------------------|--|------|-------------------------|-------------------------|---------------|
| Min     | Typical                  | Max  | Unit | DVID SR<br>= 11.25mV/μs | DVID SR<br>= 33.75mV/μs | - 70.00m, ux  |
| 0.000   | 10.948                   | 21.896                                       | mV   |                         |                         | NA            |
| 25.024  | 35.973                   | 46.921                                       | mV   |                         |                         | 110%          |
| 50.049  | 60.997                   | 71.945                                       | mV   |                         |                         | 120%          |
| 75.073  | 86.022                   | 96.970                                       | mV   | 10.22 m)/               | FFm)/                   | 130%          |
| 100.098 | 111.046                  | 121.994                                      | mV   | 18.33mV                 | 55mV                    | 140%          |
| 125.122 | 136.070                  | 147.019                                      | mV   |                         |                         | 150%          |
| 150.147 | 161.095                  | 172.043                                      | mV   |                         |                         | 160%          |
| 175.171 | 186.119                  | 197.067                                      | mV   |                         |                         | NA            |
| 200.196 | 211.144                  | 222.092                                      | mV   |                         |                         | NA            |
| 225.220 | 236.168                  | 247.116                                      | mV   |                         |                         | 110%          |
| 250.244 | 261.193                  | 272.141                                      | mV   |                         |                         | 120%          |
| 275.269 | 286.217                  | 297.165                                      | mV   | 20 == \                 | 0.750.\/                | 130%          |
| 300.293 | 311.241                  | 322.190                                      | mV   | 29mV                    | 87mV                    | 140%          |
| 325.318 | 336.266                  | 347.214                                      | mV   |                         |                         | 150%          |
| 350.342 | 361.290                  | 372.239                                      | mV   |                         |                         | 160%          |
| 375.367 | 386.315                  | 397.263                                      | mV   |                         |                         | NA            |
| 400.391 | 411.339                  | 422.287                                      | mV   |                         |                         | NA            |
| 425.415 | 436.364                  | 447.312                                      | mV   |                         |                         | 110%          |
| 450.440 | 461.388                  | 472.336                                      | mV   |                         |                         | 120%          |
| 475.464 | 486.413                  | 497.361                                      | mV   | 20.67~\/                | 110-21/                 | 130%          |
| 500.489 | 511.437                  | 522.385                                      | mV   | 39.67mV                 | 119mV                   | 140%          |
| 525.513 | 536.461                  | 547.410                                      | mV   |                         |                         | 150%          |
| 550.538 | 561.486                  | 572.434                                      | mV   |                         |                         | 160%          |
| 575.562 | 586.510                  | 597.458                                      | mV   |                         |                         | NA            |



|          | $\Delta V_{SETA1} = 80$ | $0\mu A \times \frac{R1 \times R2}{R1 + R2}$ |      | DVID_TI                 | DVID_Threshold                        |               |  |
|----------|-------------------------|--|------|-------------------------|---------------------------------------|---------------|--|
| Min      | Typical                 | Max  | Unit | DVID SR<br>= 11.25mV/μs | DVID SR<br>= 33.75mV/μs               | OCP = %ICCMAX |  |
| 600.587  | 611.535                 | 622.483                                      | mV   |                         |                                       | NA            |  |
| 625.611  | 636.559                 | 647.507                                      | mV   |                         |                                       | 110%          |  |
| 650.635  | 661.584                 | 672.532                                      | mV   |                         |                                       | 120%          |  |
| 675.660  | 686.608                 | 697.556                                      | mV   | 50.00)/                 | 454)/                                 | 130%          |  |
| 700.684  | 711.632                 | 722.581                                      | mV   | 50.33mV                 | 151mV                                 | 140%          |  |
| 725.709  | 736.657                 | 747.605                                      | mV   |                         |                                       | 150%          |  |
| 750.733  | 761.681                 | 772.630                                      | mV   |                         |                                       | 160%          |  |
| 775.758  | 786.706                 | 797.654                                      | mV   |                         | DVID SR                               | NA            |  |
| 800.782  | 811.730                 | 822.678                                      | mV   |                         |                                       | NA            |  |
| 825.806  | 836.755                 | 847.703                                      | mV   |                         | DVID SR = 33.75mV/μs  151mV  215mV    | 110%          |  |
| 850.831  | 861.779                 | 872.727                                      | mV   |                         |                                       | 120%          |  |
| 875.855  | 886.804                 | 897.752                                      | mV   |                         |                                       | 130%          |  |
| 900.880  | 911.828                 | 922.776                                      | mV   | 61mV                    |                                       | 140%          |  |
| 925.904  | 936.852                 | 947.801                                      | mV   |                         |                                       | 150%          |  |
| 950.929  | 961.877                 | 972.825                                      | mV   |                         |                                       | 160%          |  |
| 975.953  | 986.901                 | 997.849                                      | mV   |                         |                                       | NA            |  |
| 1000.978 | 1011.926                | 1022.874                                     | mV   |                         |                                       | NA            |  |
| 1026.002 | 1036.950                | 1047.898                                     | mV   |                         |                                       | 110%          |  |
| 1051.026 | 1061.975                | 1072.923                                     | mV   |                         |                                       | 120%          |  |
| 1076.051 | 1086.999                | 1097.947                                     | mV   | 74.07. \                | 045 \                                 | 130%          |  |
| 1101.075 | 1112.023                | 1122.972                                     | mV   | 71.67mV                 | 215mV                                 | 140%          |  |
| 1126.100 | 1137.048                | 1147.996                                     | mV   |                         |                                       | 150%          |  |
| 1151.124 | 1162.072                | 1173.021                                     | mV   |                         | / 215mV                               | 160%          |  |
| 1176.149 | 1187.097                | 1198.045                                     | mV   |                         |                                       | NA            |  |
| 1201.173 | 1212.121                | 1223.069                                     | mV   |                         |                                       | NA            |  |
| 1226.197 | 1237.146                | 1248.094                                     | mV   |                         | s = 33.75mV/μs  151mV  215mV          | 110%          |  |
| 1251.222 | 1262.170                | 1273.118                                     | mV   |                         |                                       | 120%          |  |
| 1276.246 | 1287.195                | 1298.143                                     | mV   | 00.00~\/                |                                       | 130%          |  |
| 1301.271 | 1312.219                | 1323.167                                     | mV   | 82.33mV                 |                                       | 140%          |  |
| 1326.295 | 1337.243                | 1348.192                                     | mV   |                         |                                       | 150%          |  |
| 1351.320 | 1362.268                | 1373.216                                     | mV   |                         |                                       | 160%          |  |
| 1376.344 | 1387.292                | 1398.240                                     | mV   |                         |                                       | NA            |  |
| 1401.369 | 1412.317                | 1423.265                                     | mV   |                         |                                       | NA            |  |
| 1426.393 | 1437.341                | 1448.289                                     | mV   |                         |                                       | 110%          |  |
| 1451.417 | 1462.366                | 1473.314                                     | mV   |                         |                                       | 120%          |  |
| 1476.442 | 1487.390                | 1498.338                                     | mV   | 02**\/                  | 270\/                                 | 130%          |  |
| 1501.466 | 1512.414                | 1523.363                                     | mV   | 93mV                    | ∠/9mv                                 | 140%          |  |
| 1526.491 | 1537.439                | 1548.387                                     | mV   |                         | 183mV -                               | 150%          |  |
| 1551.515 | 1562.463                | 1573.412                                     | mV   |                         |                                       | 160%          |  |
| 1576.540 | 1587.488                | 1598.436                                     | mV   |                         | DVID SR<br>= 33.75mV/μs  151mV  215mV | NA            |  |



Table 11. SETA2 Pin Setting for DVID\_Width

|         | $V_{SETA2} = \frac{R2}{R1+R}$ $(V_{REF} \text{ is } 3.2V \text{ du})$ | _       | DVID_Width | RSET<br>%410k RTON |                             |                              |
|---------|---|---------|------------|--------------------|-----------------------------|------------------------------|
| Min     | Typical   | Max     | Unit       |                    | Low F <sub>SW</sub><br>Ramp | High F <sub>SW</sub><br>Ramp |
| 0.000   | 10.948  | 21.896  | mV         |                    | 100%                        | 133%                         |
| 25.024  | 35.973  | 46.921  | mV         | ]                  | 117%                        | 167%                         |
| 50.049  | 60.997  | 71.945  | mV         | ]                  | 133%                        | 200%                         |
| 75.073  | 86.022  | 96.970  | mV         | 0 -                | 150%                        | 233%                         |
| 100.098 | 111.046   | 121.994 | mV         | - 6μs              | 167%                        | 267%                         |
| 125.122 | 136.070   | 147.019 | mV         |                    | 183%                        | 300%                         |
| 150.147 | 161.095   | 172.043 | mV         |                    | 200%                        | 333%                         |
| 175.171 | 186.119   | 197.067 | mV         |                    | 217%                        | 367%                         |
| 200.196 | 211.144   | 222.092 | mV         |                    | 100%                        | 133%                         |
| 225.220 | 236.168   | 247.116 | mV         |                    | 117%                        | 167%                         |
| 250.244 | 261.193   | 272.141 | mV         |                    | 133%                        | 200%                         |
| 275.269 | 286.217   | 297.165 | mV         | 10                 | 150%                        | 233%                         |
| 300.293 | 311.241   | 322.190 | mV         | - 12μs             | 167%                        | 267%                         |
| 325.318 | 336.266   | 347.214 | mV         |                    | 183%                        | 300%                         |
| 350.342 | 361.290   | 372.239 | mV         |                    | 200%                        | 333%                         |
| 375.367 | 386.315   | 397.263 | mV         | ]                  | 217%                        | 367%                         |
| 400.391 | 411.339   | 422.287 | mV         |                    | 100%                        | 133%                         |
| 425.415 | 436.364   | 447.312 | mV         | ]                  | 117%                        | 167%                         |
| 450.440 | 461.388   | 472.336 | mV         | ]                  | 133%                        | 200%                         |
| 475.464 | 486.413   | 497.361 | mV         | 40                 | 150%                        | 233%                         |
| 500.489 | 511.437   | 522.385 | mV         | - 18μs             | 167%                        | 267%                         |
| 525.513 | 536.461   | 547.410 | mV         |                    | 183%                        | 300%                         |
| 550.538 | 561.486   | 572.434 | mV         | ]                  | 200%                        | 333%                         |
| 575.562 | 586.510   | 597.458 | mV         |                    | 217%                        | 367%                         |
| 600.587 | 611.535   | 622.483 | mV         |                    | 100%                        | 133%                         |
| 625.611 | 636.559   | 647.507 | mV         | ]                  | 117%                        | 167%                         |
| 650.635 | 661.584   | 672.532 | mV         | ]                  | 133%                        | 200%                         |
| 675.660 | 686.608   | 697.556 | mV         | 24                 | 150%                        | 233%                         |
| 700.684 | 711.632   | 722.581 | mV         | - 24μs             | 167%                        | 267%                         |
| 725.709 | 736.657   | 747.605 | mV         |                    | 183%                        | 300%                         |
| 750.733 | 761.681   | 772.630 | mV         |                    | 200%                        | 333%                         |
| 775.758 | 786.706   | 797.654 | mV         |                    | 217%                        | 367%                         |



| $V_{SETA2} = \frac{R2}{R1+R2} \times V_{REF}$ ( $V_{REF}$ is 3.2V during Pin Setting) |          |          |      | DVID_Width        | RSET<br>%410k RTON          |                              |
|---|----------|----------|------|-------------------|-----------------------------|------------------------------|
| Min   | Typical  | Max      | Unit |                   | Low F <sub>SW</sub><br>Ramp | High F <sub>SW</sub><br>Ramp |
| 800.782   | 811.730  | 822.678  | mV   |                   | 100%                        | 133%                         |
| 825.806   | 836.755  | 847.703  | mV   |                   | 117%                        | 167%                         |
| 850.831   | 861.779  | 872.727  | mV   |                   | 133%                        | 200%                         |
| 875.855   | 886.804  | 897.752  | mV   | 20                | 150%                        | 233%                         |
| 900.880   | 911.828  | 922.776  | mV   | 30μs              | 167%                        | 267%                         |
| 925.904   | 936.852  | 947.801  | mV   |                   | 183%                        | 300%                         |
| 950.929   | 961.877  | 972.825  | mV   |                   | 200%                        | 333%                         |
| 975.953   | 986.901  | 997.849  | mV   | 36μs              | 217%                        | 367%                         |
| 1000.978  | 1011.926 | 1022.874 | mV   |                   | 100%                        | 133%                         |
| 1026.002  | 1036.950 | 1047.898 | mV   | <del>-</del><br>- | 117%                        | 167%                         |
| 1051.026  | 1061.975 | 1072.923 | mV   |                   | 133%                        | 200%                         |
| 1076.051  | 1086.999 | 1097.947 | mV   |                   | 150%                        | 233%                         |
| 1101.075  | 1112.023 | 1122.972 | mV   | 36μs              | 167%                        | 267%                         |
| 1126.100  | 1137.048 | 1147.996 | mV   |                   | 183%                        | 300%                         |
| 1151.124  | 1162.072 | 1173.021 | mV   |                   | 200%                        | 333%                         |
| 1176.149  | 1187.097 | 1198.045 | mV   |                   | 217%                        | 367%                         |
| 1201.173  | 1212.121 | 1223.069 | mV   |                   | 100%                        | 133%                         |
| 1226.197  | 1237.146 | 1248.094 | mV   |                   | 117%                        | 167%                         |
| 1251.222  | 1262.170 | 1273.118 | mV   |                   | 133%                        | 200%                         |
| 1276.246  | 1287.195 | 1298.143 | mV   | 40                | 150%                        | 233%                         |
| 1301.271  | 1312.219 | 1323.167 | mV   | <b>42</b> μs      | 167%                        | 267%                         |
| 1326.295  | 1337.243 | 1348.192 | mV   |                   | 183%                        | 300%                         |
| 1351.320  | 1362.268 | 1373.216 | mV   |                   | 200%                        | 333%                         |
| 1376.344  | 1387.292 | 1398.240 | mV   |                   | 217%                        | 367%                         |
| 1401.369  | 1412.317 | 1423.265 | mV   |                   | 100%                        | 133%                         |
| 1426.393  | 1437.341 | 1448.289 | mV   |                   | 117%                        | 167%                         |
| 1451.417  | 1462.366 | 1473.314 | mV   |                   | 133%                        | 200%                         |
| 1476.442  | 1487.390 | 1498.338 | mV   | 40 -              | 150%                        | 233%                         |
| 1501.466  | 1512.414 | 1523.363 | mV   | — 48μs            | 167%                        | 267%                         |
| 1526.491  | 1537.439 | 1548.387 | mV   |                   | 183%                        | 300%                         |
| 1551.515  | 1562.463 | 1573.412 | mV   |                   | 200%                        | 333%                         |
| 1576.540  | 1587.488 | 1598.436 | mV   |                   | 217%                        | 367%                         |

### **Ramp Compensation**

The G-NAVP<sup>TM</sup> topology is one type of ripple based control that has fast transient response and can lower BOM cost. However, ripple based control usually has poor noise immunity. The RT3607CE provides the ramp compensation in AXG VR to increase noise immunity and reduce jitter at the switching node. Figure 31 shows the ramp compensation.




Figure 31. Ramp Compensation

For the RT3607CE, the ramp compensation also needs to be considered during mode transition from PS0/1 to PS2. For achieving smooth mode transition into PS2, a proper ramp compensation design is necessary. Since the ramp compensation needs to be proportional to the

on-time, the RAMP is set as  $133\% \times \frac{F_S}{400k}$ 

#### Quick Response (QR) Mechanism

As presented in QR mechanism section of CORE VR, the RT3607CE also supports QR function in AXG VR. The output voltage signal behavior needs to be detected so that QR mechanism can be trigged. The output voltage signal is via a remote sense line to connect at the VSENA pin that is shown in Figure 32. The QR mechanism needs to set QR width and QR threshold. Both definitions are shown in Figure 4. A proper QR mechanism set can meet different applications. SETA2 can set QR threshold and QR width by internal current source  $80\mu\text{A}$  with multifunction pin setting mechanism.




Figure 32. Simplified QR Trigger Schematic

For example, QR threshold 20mV/10mV at PS0/PS1 and 2.2 x TON QR width are set. According to Table 12, the set voltage should be between 0.4504V and 0.4723V. Please note that a high accuracy resistor is needed for this setting accuracy, <1% error tolerance is recommended. In the Table 12, there are some "NA" marks in QRWIDTH section. It means that user should not use it to avoid the possibility of shift digital code due to tolerance concern.



Table 12. SETA2 Pin Setting for QR Threshold and QR Width

|         | ΔV <sub>SETA2</sub> = 80μ | $1A \times \frac{R1 \times R2}{R1 + R2}$ |      | QR Th  | reshold | QR Width (%TON) |
|---------|---------------------------|--|------|--------|---------|-----------------|
| Min     | Typical                   | Max                                      | Unit | PS0    | PS1     |                 |
| 0.000   | 10.948                    | 21.896                                   | mV   |        |         | NA              |
| 25.024  | 35.973                    | 46.921                                   | mV   |        |         | Disable         |
| 50.049  | 60.997                    | 71.945                                   | mV   |        |         | 222%            |
| 75.073  | 86.022                    | 96.970                                   | mV   | 15m\/  | 10m\/   | 177.6%          |
| 100.098 | 111.046                   | 121.994                                  | mV   | 15mV   | 10mV    | 133.2%          |
| 125.122 | 136.070                   | 147.019                                  | mV   |        |         | 88%             |
| 150.147 | 161.095                   | 172.043                                  | mV   |        |         | 44%             |
| 175.171 | 186.119                   | 197.067                                  | mV   |        |         | NA              |
| 200.196 | 211.144                   | 222.092                                  | mV   |        |         | NA              |
| 225.220 | 236.168                   | 247.116                                  | mV   |        |         | Disable         |
| 250.244 | 261.193                   | 272.141                                  | mV   |        |         | 222%            |
| 275.269 | 286.217                   | 297.165                                  | mV   | 15mV   | 15mV    | 177.6%          |
| 300.293 | 311.241                   | 322.190                                  | mV   | TOITIV | 151110  | 133.2%          |
| 325.318 | 336.266                   | 347.214                                  | mV   |        |         | 88%             |
| 350.342 | 361.290                   | 372.239                                  | mV   |        |         | 44%             |
| 375.367 | 386.315                   | 397.263                                  | mV   |        |         | NA              |
| 400.391 | 411.339                   | 422.287                                  | mV   |        |         | NA              |
| 425.415 | 436.364                   | 447.312                                  | mV   |        |         | Disable         |
| 450.440 | 461.388                   | 472.336                                  | mV   |        |         | 222%            |
| 475.464 | 486.413                   | 497.361                                  | mV   | 20mV   | 10mV    | 177.6%          |
| 500.489 | 511.437                   | 522.385                                  | mV   | 201117 | 101117  | 133.2%          |
| 525.513 | 536.461                   | 547.410                                  | mV   |        |         | 88%             |
| 550.538 | 561.486                   | 572.434                                  | mV   |        |         | 44%             |
| 575.562 | 586.510                   | 597.458                                  | mV   |        |         | NA              |
| 600.587 | 611.535                   | 622.483                                  | mV   |        |         | NA              |
| 625.611 | 636.559                   | 647.507                                  | mV   |        |         | Disable         |
| 650.635 | 661.584                   | 672.532                                  | mV   |        |         | 222%            |
| 675.660 | 686.608                   | 697.556                                  | mV   | 20mV   | 15mV    | 177.6%          |
| 700.684 | 711.632                   | 722.581                                  | mV   | 201117 | 131117  | 133.2%          |
| 725.709 | 736.657                   | 747.605                                  | mV   |        |         | 88%             |
| 750.733 | 761.681                   | 772.630                                  | mV   | _      |         | 44%             |
| 775.758 | 786.706                   | 797.654                                  | mV   |        |         | NA              |



|          | ΔV <sub>SETA2</sub> = 80μ | $A \times \frac{R1 \times R2}{R1 + R2}$ |      | QR Threshold |          | QR Width (%TON) |
|----------|---------------------------|---|------|--------------|----------|-----------------|
| Min      | Typical                   | Max                                     | Unit | PS0          | PS1      |                 |
| 800.782  | 811.730                   | 822.678                                 | mV   |              |          | NA              |
| 825.806  | 836.755                   | 847.703                                 | mV   |              |          | Disable         |
| 850.831  | 861.779                   | 872.727                                 | mV   |              |          | 222%            |
| 875.855  | 886.804                   | 897.752                                 | mV   | 05)          | 40\      | 177.6%          |
| 900.880  | 911.828                   | 922.776                                 | mV   | 25mV         | 10mv -   | 133.2%          |
| 925.904  | 936.852                   | 947.801                                 | mV   |              |          | 88%             |
| 950.929  | 961.877                   | 972.825                                 | mV   |              |          | 44%             |
| 975.953  | 986.901                   | 997.849                                 | mV   |              | ,        | NA              |
| 1000.978 | 1011.926                  | 1022.874                                | mV   |              | 15mV -   | NA              |
| 1026.002 | 1036.950                  | 1047.898                                | mV   |              | / 15mV - | Disable         |
| 1051.026 | 1061.975                  | 1072.923                                | mV   |              |          | 222%            |
| 1076.051 | 1086.999                  | 1097.947                                | mV   | 05\/         | 45.00\   | 177.6%          |
| 1101.075 | 1112.023                  | 1122.972                                | mV   | 25mV         | 15mv     | 133.2%          |
| 1126.100 | 1137.048                  | 1147.996                                | mV   |              |          | 88%             |
| 1151.124 | 1162.072                  | 1173.021                                | mV   |              | Γ        | 44%             |
| 1176.149 | 1187.097                  | 1198.045                                | mV   |              |          | NA              |
| 1201.173 | 1212.121                  | 1223.069                                | mV   |              |          | NA              |
| 1226.197 | 1237.146                  | 1248.094                                | mV   |              |          | Disable         |
| 1251.222 | 1262.170                  | 1273.118                                | mV   |              |          | 222%            |
| 1276.246 | 1287.195                  | 1298.143                                | mV   | 00>/         | 40\      | 177.6%          |
| 1301.271 | 1312.219                  | 1323.167                                | mV   | 30mV         | 10mV -   | 133.2%          |
| 1326.295 | 1337.243                  | 1348.192                                | mV   |              |          | 88%             |
| 1351.320 | 1362.268                  | 1373.216                                | mV   |              |          | 44%             |
| 1376.344 | 1387.292                  | 1398.240                                | mV   |              |          | NA              |
| 1401.369 | 1412.317                  | 1423.265                                | mV   |              |          | NA              |
| 1426.393 | 1437.341                  | 1448.289                                | mV   |              |          | Disable         |
| 1451.417 | 1462.366                  | 1473.314                                | mV   |              |          | 222%            |
| 1476.442 | 1487.390                  | 1498.338                                | mV   | 20>/         | 15 100   | 177.6%          |
| 1501.466 | 1512.414                  | 1523.363                                | mV   | 30mV         | 15mv     | 133.2%          |
| 1526.491 | 1537.439                  | 1548.387                                | mV   |              |          | 88%             |
| 1551.515 | 1562.463                  | 1573.412                                | mV   |              | 10mV     | 44%             |
| 1576.540 | 1587.488                  | 1598.436                                | mV   |              |          | NA              |



## **Current Monitor, IMONA**

The RT3607CE includes a current monitor (IMONA) function which can be used to detect over-current protection and the maximum processor current ICCMAXA, and also sets a part of current gain in the load-line setting. It produces an analog voltage proportional to output current between the IMONA and VREF pins.

The calculation for IMONA - VREF voltage is shown as below:

$$V_{IMONA} - V_{REF} = \frac{DCR}{R_{CSA}} \times R_{EQA} \times (I_{LA1} + I_{LA2} + I_{LA3})$$

Where  $I_{LA1} + I_{LA2} + I_{LA3}$  are output current and the definitions of DCR, R<sub>CSA</sub> and R<sub>EQA</sub> can refer to Figure 26.

#### **Over-Current Protection**

The RT3607CE provides Over-Current Protection (OCP) which is set by the SETA1 pin in AXG VR. The OCP threshold setting can refer to ICCMAXA current in Table 9. For example, if ICCMAXA is set as 120A, users can set voltage by using the external voltage divider on the SETA1 pin as 0.754V typically If 156A OCP (130% x ICCMAX) threshold and DVID TH (SR = 11.25mV/μs) = 39.67 mV/DVID TH (SR =  $33.75 \text{mV/}\mu\text{s}$ ) = 119 mV will be set. According to Table 10, the set voltage should be between 0.4755V and 0.4974V. When output current is higher than the OCP threshold, OCP is latched with a 40µs delay to prevent false trigger. Besides, the OCP function is masked when dynamic VID transient occurs, and soft-start period. And the OCP function will re-active after 46µs of DVID or soft-start alert is asserted.

#### **Output Over-Voltage Protection**

An OVP condition is detected when the VSENA pin is 150mV more than VID. as VID > 1V. If VID < 1V, the OVP is detected when the VSEN pin is 350mV more than 1V. When OVP is detected, the high-side gate voltage UGATEAx is pulled low and the low-side gate voltage LGATEAx is pulled high, OVP is latched with a  $0.5\mu s$ delay to prevent false trigger. Besides, the OVP function will be masked during DVID and soft-start period. After 46µs of DVID or soft-start alert is asserted, the OVP function will re-active.

#### **Negative Voltage Protection**

Since the OVP latch continuously turns on all low-side MOSFETs of the VR, the VR will suffer negative output voltage. When the VSENA detects a voltage below -0.07V after triggering OVP, the VR triggers NVP to turn off all low-side MOSFETs of the VR while the high-side MOSFETs remain off. After triggering NVP, if the output voltage rises above 0V, the OVP latch restarts to turn on all low-side MOSFETs. Therefore, the output voltage may bounce between 0V and -0.07V due to OVP latch and NVP triggering. The NVP function will be active only after OVP is triggered.

### **Current Loop Design in Details**




Figure 33. Current Loop Structure

Figure 33 shows the whole current loop structure. The current loop plays an important role in the RT3607CE that can decide ACLL performance, DCLL accuracy and ICCMAXA accuracy. For ACLL performance, the correct compensator design is assumed, if RC network time constant matches inductor time constant LAX/DCRX, an expected load transient waveform can be designed. If R<sub>X</sub>C<sub>X</sub> network time constant is larger than inductor time constant L<sub>AX</sub>/DCR<sub>X</sub>, V<sub>AXG</sub> waveform has a sluggish droop during load transient. If R<sub>X</sub>C<sub>X</sub> network is smaller than inductor time constant LAX/DCRX, a worst VAXG waveform will sag to create an undershooting to fail the specification.



For DCLL performance and ICCMAXA accuracy, since the copper wire of inductor has a positive temperature coefficient, when temperature goes high in the heavy load condition, DCR value goes large simultaneously. A resistor network with NTC thermistor compensation connecting between the IMONA to REF pins is necessary, to compensate the positive temperature coefficient of inductor DCR. The design flow is as presented in current loop design in details of CORE VR.

#### **Design Step**

The RT3607CE Excel based design tool is available. Users can contact your Richtek representative to get the spreadsheet. Three main design procedures for the RT3607CE design, first step is initial settings, second step is loop design and the last step is protection settings. The following design example is to explain the RT3607CE design procedure:

|                            | V <sub>AXG</sub> Specification |
|----------------------------|--------------------------------|
| Input Voltage              | 12V                            |
| No. of Phases              | 3                              |
| ICCMAX                     | 90A                            |
| ICC-DY                     | 50A                            |
| ICC-TDC                    | 60A                            |
| Load Line                  | 1.7mΩ                          |
| Fast Slew Rate             | 10mV/μs                        |
| Max Switching<br>Frequency | 400kHz                         |

In IMVP8 VRTB Guideline, the output filter requirements of VRTB specification for desktop platform are :

Output Inductor :  $220nH/0.6m\Omega$ 

Output Bulk Capacitor : 470 $\mu$ F/2.5V/7m $\Omega$  (max) 4 to 5pcs

Output Ceramic Capacitor: 22µF/0805 (8pcs max in-

cavity)

Output Ceramic Capacitor:  $10\mu F/0805$  (6pcs max

periphery)

(1) Initial Settings:

The RT3607CE initial voltage is 0.9V

(2) Loop Design:

On time setting : Using the specification,  $T_{\mbox{\scriptsize ONA}}$  is

$$T_{ONA} = \frac{R_{TONA} \times 4.73p \times 1.2}{V_{IN} - V_{DAC}}$$
  $(V_{DAC} < 1.2) = 184n$ 

The on time setting resistor  $R_{TONA} = 359k\Omega$ 

 Current sensor adopts lossless RC filter to sense current signal in DCR. For getting an expect load transient waveform, RxCx time constant needs to match Lx/DCRx per phase. C<sub>X</sub> = 0.47μF is set, then

$$R_{X} = \frac{L_{X}}{0.47 \mu F \times DCR_{Y}} = 820\Omega$$

- IMONA resistor network design:  $T_L$  = 25°C,  $T_R$  = 50°C and  $T_H$  = 100°C are decided, NTC thermistor = 100k $\Omega$ @25°C,  $\beta$ =4485 and ICCMAXA = 90A. According to the sub-section "Current Loop Design in Details",  $R_{IMONA1}$  = 4.628k $\Omega$ ,  $R_{IMONA2}$  = 18.492k $\Omega$  and  $R_{IMONA3}$  = 21.886k $\Omega$  can be decided. The  $R_{EQA}$ (25°C) = 20.69k $\Omega$ .
- Load-line design: 1.7mΩ droop is requirement, because R<sub>EQA</sub>(25°C) has decided, the voltage loop Av gain is also can be decided by following equation:

$$R_{LLA} = \frac{A_I}{A_V} = \frac{\frac{1}{3} \times \frac{DCR}{R_{CSA}} \times R_{EQA}}{\frac{R2}{R1}} (m\Omega)$$

Where DCR(25°C) =  $0.6m\Omega$ , R<sub>CS</sub> =  $680\Omega$  and R<sub>EQ</sub>(25°C) =  $20.69k\Omega$ . Hence, the A<sub>V</sub> = R<sub>2</sub>/R<sub>1</sub> = 3.58 can be obtained. R<sub>1</sub> =  $10k\Omega$  is usually decided, so R<sub>2</sub> =  $35.8k\Omega$ .

 Typical compensator design can use the following equations to design the C<sub>1</sub> and C<sub>2</sub> values

$$CA1 = \frac{1}{RA1 \times \pi \times f_{SWA}} \approx 80pF$$

$$CA2 = \frac{C_{OUT} \times ESR}{RA2} \approx 69pF$$

For Intel platform, in order to induce the band width to enhance transient performance to meet Intel's criterion, the compensator of Zero can be designed close to 1/10 of switching frequency.



 SETA1 resistor network design: First, the ICCMAX is designed as 90A. Next, OCP threshold is designed as 1.5 x ICCMAX. Last, DVID compensation parameters need to be decided. The DVID\_TH can be calculated as the following equation:

$$V_{DVID\_TH} = LL \times C_{OUT} \times \frac{dVID}{dt}$$

Where LL is load line,  $C_{OUT}$  is total output capacitance and dVID/dt is DVID fast slew rate. Thus,  $V_{DVID\_TH}$  = 61mV is needed in this case. By using above information, the two equations can be listed by using multi-function pin setting mechanism

$$0.566 = \frac{R2}{R1 + R2} \times 3.2$$
$$0.936 = 80 \mu A \times \frac{R1 \times R2}{R1 + R2}$$

R1 =  $66.187k\Omega$ , R2 =  $14.228k\Omega$ .

• SETA2 resistor network design:

RAMP = 133% x 
$$\frac{400k}{400k}$$
 = 133%, 133% is set. And

DVID\_Width is chosen as  $28\mu s$  typical. Last, the QR mechanism parameters need to be designed first. Initial QR\_TH is designed as 20mV/15mV at PS0/PS1 and QR\_Width is designed as  $0.44 \times T_{ON}$ . By using the information, the two equations can be listed by using multi-function pin setting mechanism

$$0.6616 = \frac{R2}{R1 + R2} \times 3.2$$
$$0.76168 = 80\mu A \times \frac{R1 \times R2}{R1 + R2}$$

R1 = 46.1k
$$\Omega$$
, R2 = 12k $\Omega$ .

## (3) Protection Settings:

- OVP protections: Because the initial voltage <1V, the OVP will be latched as VSEN pin voltage is 350mV more than 1V.
- TSEN and VR\_HOT design: Using the following equation to calculate related resistances for VR\_HOT setting.

$$V_{TSENA} = 80\mu A \times \left(RA1 / / \left(RA2 + R_{ANTC(100^{\circ}C)}\right)\right)$$

## (4) SET3 pin setting:

 The following Table 13 shows the desired SET3 pin setting function. By using these information, the equation can be listed as following

0.161=
$$\frac{R2}{R1+R2}$$
×3.2  
0.36129=80μA× $\frac{R1$ ×R2}{R1+R2}  
R1 = 89.7kΩ, R2 = 4.755kΩ.

Table 13

| Function 1- | VR Address            | Zero Load Line                  | 1          |                                  | AI GAIN  |  |
|-------------|-----------------------|---------------------------------|------------|----------------------------------|--|--|
| Function    | MAIN : 00<br>AXG : 01 | MAIN : With LL<br>AXG : With LL | 1          | Disable DIVD Compensation Enable | 1X   |  |
| Function 2  | I                     | EN HIGH<br>FREQ RAMP            | DVID SR    |                                  | Decrease GTU/SA Ramp<br>(Only active as max phase number =1) |  |
|             |                       | Disable                         | 11.25mV/μs | Enable                           | Enable   |  |

#### **Thermal Considerations**

The junction temperature should never exceed the absolute maximum junction temperature  $T_{J(MAX)}$ , listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula :

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance,  $\theta_{JA}$ , is highly package dependent. For a WQFN-56L 6x6, the thermal resistance,  $\theta_{JA}$ , is 26.2°C/W on a standard JEDEC 51-7 high effective-thermal-conductivity four-layer test board. The maximum power dissipation at  $T_A$  = 25°C can be calculated as below :

 $P_{D(MAX)}$  = (125°C - 25°C) / (26.2°C/W) = 3.81W for a WQFN-56L 6x6 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed  $T_{J(MAX)}$  and the thermal resistance,  $\theta_{JA}$ . The derating curves in Figure 34 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 34. Derating Curve of Maximum Power Dissipation


#### **Layout Considerations**

Careful PC board layout is critical to achieve low switching losses and clean, stable operation. The switching power stage requires particular attention. If possible, mount all power components on the top side of the board with their ground terminals flushed against one another. Follow these guidelines for optimum PC board layout:

- Keep the high current paths short, especially at the ground terminals.
- Keep the power traces and load connections short. This
  is essential for high efficiency.
- When trade-offs in trace lengths must be made, it's preferable to let the inductor charging path be longer than the discharging path.
- Place the current sense component close to the controller. ISENxP and ISENxN connections for current limit and voltage positioning must be made using Kelvin sense connections to guarantee current sense accuracy. The PCB trace from the sense nodes should be paralleled back to the controller.
- Route high speed switching nodes away from sensitive analog areas (COMP, FB, ISENxP, ISENxN, etc...)
- Users need to connect exposed pad to the ground plane through low impedance path. Use at least 5 vias to connect to ground planes in PCB internal layers is recommended.



# **Outline Dimension**



Pin #1 ID and Tie Bar Mark Options

Note: The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

| Symbol | Dimensions I | n Millimeters | Dimensions In Inches |       |  |
|--------|--------------|---------------|----------------------|-------|--|
| Symbol | Min.         | Max.          | Min.                 | Max.  |  |
| Α      | 0.700        | 0.800         | 0.028                | 0.031 |  |
| A1     | 0.000        | 0.050         | 0.000                | 0.002 |  |
| A3     | 0.175        | 0.250         | 0.007                | 0.010 |  |
| b      | 0.150        | 0.250         | 0.006                | 0.010 |  |
| D      | 5.900        | 6.100         | 0.232                | 0.240 |  |
| D2     | 4.650        | 4.750         | 0.183                | 0.187 |  |
| E      | 5.900        | 6.100         | 0.232                | 0.240 |  |
| E2     | 4.650        | 4.750         | 0.183                | 0.187 |  |
| е      | 0.4          | -00           | 0.0                  | 16    |  |
| L      | 0.350        | 0.450         | 0.014                | 0.018 |  |
| L1     | 0.250        | 0.350         | 0.010                | 0.014 |  |

W-Type 56L QFN 6x6 Package



## **Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

Richtek products are sold by description only. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

DS3607CE-02 October 2017