

Dual Output AMOLED Bias

General Description

The RT4723 is a highly integrated Boost, LDO and inverting charge pump to generate positive and negative output voltage. The negative output voltages can be adjusted from -0.6V to -2.4V with 100mV steps by SWIRE interface protocol. The part maintains the highest efficiency by utilizing a -0.33x/-0.5x mode fractional charge pump with automatic mode transition. With its input voltage range of 2.5V to 4.6V, the RT4723 is optimized for products powered by single-cell battery and the output current up to 55mA. The RT4723 is available in WL-CSP-15B 1.39x2.07 (BSC) package to achieve optimized solution for PCB space.

Ordering Information

RT4723
Package Type

WSC : WL-CSP-15B 1.39x2.07 (BSC)

Note :

Richtek products are :

- ► RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb-free soldering processes.

Features

- 2.5V to 4.6V Supply Voltage Range
- Single Wire Protocol
- Fixed 4.6V Positive Voltage Output
- Negative Voltage Output from –0.6V to –2.4V per 0.1V by SWIRE Pin
- Auto-Mode Transition of -0.33x/-0.5x Charge Pump
- Built-in Soft-Start
- 55mA Maximum Output Current
- Programmable Output Fast Discharge Function
- High Impedance Output when IC Shutdown
- UVLO, OCP, SCP, OTP Protection
- Shutdown Current < 1μA
- Available in 15-Ball WL-CSP Package

Applications


AMOLED Bias in Portable Device

Marking Information


36W

36 : Product Code W : Date Code

Simplified Application Circuit



Pin Configuration



WL-CSP-15B 1.39x2.07 (BSC)


Functional Pin Description

Pin No.	Pin Name	Pin Function			
A1, C2, D2	GND	round.			
A2	VON	Negative terminal output.			
A3	C2N	Flying capacitor 2 negative connection.			
B1	SWIRE	Enable and VON voltage setting.			
B2, E1	PGND	Power ground.			
В3	C2P	Flying capacitor 2 positive connection.			
C1	VIN	Power input.			
C3	C1N	Flying capacitor 1 negative connection.			
D1	LXP	Switching node of boost converter.			
D3	C1P	Flying capacitor 1 positive connection.			
E2	BOOST	Output voltage of boost converter.			
E3	VOP	ositive terminal output.			

Copyright © 2019 Richtek Technology Corporation. All rights reserved.



Functional Block Diagram



Operation

The RT4723 is a highly integrated Boost, LDO and inverting charge pump to generate positive and negative output voltage. It can support input voltage range from 2.5V to 4.6V and the output current up to 55mA. The VOP positive output voltage is set at a typical value of 4.6V. The VON negative output voltage is set at a typical value of 4.6V. The VON negative output voltage is set at a typical value of -2.4V and can be programmed through single wire protocol (SWIRE pin).

The available voltage range is from -0.6V to -2.4V with 100mV per step. The RT4723 provides Over-Temperature Protection (OTP) and Short Circuit Protection (SCP) mechanisms to prevent the device from damage with abnormal operations. When the SWIRE voltage is logic low for more than 350µs, the IC will be shut down with low input supply current less than 1µA.

Absolute Maximum Ratings (Note 1)

Supply Input Voltage VIN Pin	
Output voltage VOP Pin	–0.3V to 6V
Output voltage VON Pin	
Others pin to GND	
 Power Dissipation, PD @ TA = 25°C 	
WL-CSP-15B 1.39x2.07 (BSC)	2W
 Package Thermal Resistance (Note 2) 	
WL-CSP-15B 1.39x2.07 (BSC), θJA	49.8°C/W
Lead Temperature (Soldering, 10 sec.)	260°C
Junction Temperature	150°C
Storage Temperature Range	
ESD Susceptibility (Note 3)	
HBM (Human Body Model)	2kV
MM (Machine Model)	200V

Recommended Operating Conditions (Note 4)

Supply Input Voltage Range	- 2.5V to 4.6V
Positive Output Voltage	- 4.6V
Negative Output Voltage Range	2.4V to -0.6V
Ambient Temperature Range	40°C to 85°C
Junction Temperature Range	40°C to 125°C

Electrical Characteristics

 $(V_{IN} = 3.7V, V_{OP} = 4.6V, V_{ON} = -2.4V, C_{IN} = 4.7\mu\text{F}, C_{BOOST} = 20\mu\text{F}, C_{OP} = 10\mu\text{F}, CON = 30\mu\text{F}, C_{F1} = 1\mu\text{F}, L1 = 2.2\mu\text{H}, T_A = 25^{\circ}\text{C}, unless otherwise specified.})$

Parameter	Symbol	Test Conditions		Тур	Мах	Unit	
Power Supply	Power Supply						
Input Voltage Range	Vin		2.5		4.6	V	
Under Voltage Lockout	Vuvlo_h	VIN rising		2.2	2.5	V	
Threshold Voltage	Vuvlo_l	VIN falling		2.1	2.3	V	
Over-temperature Protection	TOTP	(Note 5)		140		°C	
Over-temperature Protection Hysteresis	TOTP_HYST	(Note 5)		15		°C	
Shutdown Current	ISHDN	SWIRE = 0V			1	μA	
Efficiency Peak 1	Eff_1	IOP = ION = 1mA (Note 5)		58		%	
Efficiency Peak 2	Eff_2	IOP = ION = 5mA (Note 5)		75		%	
Efficiency Peak 3	Eff_3	$I_{OP} = I_{ON} = 15 \text{mA}$ (Note 5)		83		%	
LDO Output	LDO Output						
Positive Output Voltage Range	Vop			4.6		V	



Damas (0	Tast 0 a 1141		Ŧ			
Parameter	Symbol	Test Conditions	Min	Тур	Мах	Unit	
Positive Output Voltage Accuracy	VOP_ACC		-1		1	%	
Positive Output Current Capability	IOP_MAX				55	mA	
Positive Output Voltage Ripple	VOP_RIPPLE	IOP = 20mA (Note 5)		10		mV	
Line Regulation	VOP_LINE	VIN = 2.9 to 4.5V, IOP = 20mA (Note 5)		5		mV	
Load Regulation	VOP_LOAD	IOP = 0mA to 30mA (Note 5)		5		mV	
Fast Discharge Resistance	RDISP			105		Ω	
Short Circuit Protection	VSCP1			< 80% VOP		V	
Charge Pump Output							
Negative Output Voltage Range	Von		-2.4		-0.6	V	
Negative Output Voltage Setting Range	Von_set	Per step		100		mV	
Negative Output Voltage Accuracy	Von_acc		-1		1	%	
Negative Output Current	ION_MAX	(Note 5)			30	mA	
Capability	ION_HBM	$V_{ON} = -2.2V$ (Note 5)			55		
Negative Charge Pump Switching Frequency	fosc_n		0.8	1	1.2	MHz	
Negative Output Voltage Ripple	VON_RIPPLE	Ion = 20mA (Note 5)		20		mV	
Line Regulation	Von_line	VIN = 2.9 to 4.5V, ION = 20mA (Note 5)		10		mV	
Load Regulation	Von_load	ION = 0mA to 30mA (Note 5)		30		mV	
Fast Discharge Resistance	RDISN			60		Ω	
Short Circuit Protection	VSCP2			> 80% Von		V	
Logic Input (SWIRE)							
SWIRE Turn-off Detection Time	toff_dly		350			μs	
SWIRE Signal Stop Indicate Time	tstop		350			μs	
Twait after Data	twait_int		10			ms	
Rising Input High Threshold Voltage Level	VIH		1.2		Vin	V	
Falling Input Low Threshold Voltage Level	VIL		0		0.4	V	
SWIRE Pull Low Resistor	RSWIRE			300		kΩ	
Wake up Delay	twkp				1	μS	

RICHTEK

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
SWIRE Rising Time	t _R				200	ns
SWIRE Falling Time	tF				200	ns
Clocked SWIRE High	ton		2	10	40	μS
Clocked SWIRE Low	tOFF		2	10	40	μS
SWIRE to VOP On Time	tvop_on			1.6		ms
Input Clocked SWIRE Frequency	fswire		25		250	kHz

Note 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

- Note 2. θ_{JA} is measured under natural convection (still air) at $T_A = 25^{\circ}C$ with the component mounted on a high effective-thermal-conductivity four-layer test board on a JEDEC 51-7 thermal measurement standard.
- Note 3. Devices are ESD sensitive. Handling precaution recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.

Note 5. Spec. is guaranteed by design.



Typical Application Circuit





Table 1. Component List of Evaluation Board


Reference	Qty.	Part Number	Description	Package	Supplier
CIN	1	GRM188R61C475KAAJ	4.7μF/16V/X5R	0603	Murata
CBOOST1, CBOOST2, COP, CON1, CON2, CON3	6	GRM188R61A106KE69	10μF/10V/X5R	0603	Murata
Cf1, Cf2	2	GRM155R61C105KE01	1μF/16V/X5R	0402	Murata
L1	4	GLCLK2R201A	2.2µH		ALPS
	1	1269AS-H-2R2M = P2	2.2µH	2.5mm x 2.0mm x 1.0mm	Murata

Time Diagram

SWIRE Interface



Power Sequence





Pulse	VON(V)
0	-2.4 (default)
1	-2.4
2	-2.3
3	-2.2
4	-2.1
5	-2.0
6	-1.9
7	-1.8
8	-1.7
9	-1.6
10	-1.5
11	-1.4
12	-1.3
13	-1.2
14	-1.1
15	-1.0
16	-0.9
17	-0.8
18	-0.7
19	-0.6
20	0


Table 2. VON Output Voltage with SWIRE Pulse


Table 3. VOP/VON Shutdown Discharge Selection with SWIRE Pulse


Pulse	Discharge
21	Enable


Once pulse 21 received on SWIRE pin, the RT4723 will enable the discharge function to discharge the VOP/VON outputs for 20ms and then enter high impedance state when fault or power-off condition. The discharge function is default disabled and outputs keep high impedance state when fault or power-off condition.


Typical Operating Characteristics













Power On












Time (5ms/Div)

Power Off with Discharge






Time (10ms/Div)




Power OFF without Discharge



Time (10ms/Div)

Power On with SWIRE is High



Time (10ms/Div)

Copyright © 2019 Richtek Technology Corporation. All rights reserved.

Application Information

The RT4723 is a highly integrated Boost, LDO and inverting charge pump to generate positive and negative output voltages for AMLOED bias. It can support input voltage range from 2.5V to 4.6V and the output current up to 55mA. The VOP positive output voltage is generated from the LDO supplied from a synchronous Boost converter, and VOP is set at a typical value of 4.6V. The Boost converter output also drives an inverting charge pump controller to generate V_{ON} negative output voltage which is set at a typical value of -2.4V. The negative output voltage can be programmed through the dedicated pin which implements single wire protocol and the available voltage range is from -0.6V to -2.4V with 100mV per step.

Input Capacitor Selection

Input ceramic capacitor with 4.7μ F capacitance is suggested for applications. For better voltage filtering, select ceramic capacitors with low ESR, X5R and X7R types are suitable because of their wider voltage and temperature ranges.

Boost Inductor Selection

The inductance depends on the maximum input current. As a general rule, the inductor ripple current range is 20% to 40% of the maximum input current. If 40% is selected as an example, the inductor ripple current can be calculated according to the following equations :

$$I_{\text{IN}(\text{MAX})} = \frac{V_{\text{OUT}} \times I_{\text{OUT}(\text{MAX})}}{\eta \times V_{\text{IN}}}$$
$$\Delta I_{\text{L}} = 0.4 \times I_{\text{IN}(\text{MAX})}$$

where η is the efficiency of the V_{OP} Boost converter, IIN(MAX) is the maximum input current, and ΔI_L is the inductor ripple current. The input peak current can then be obtained by adding the maximum input current with half of the inductor ripple current as shown in the following equation :

 $IPEAK = 1.2 \times IIN(MAX)$

Note that the saturated current of the inductor must be greater than IPEAK.

The inductance can eventually be determined according to the following equation :

$$L = \frac{\eta \times (V_{IN})^2 \times (V_{OUT} - V_{IN})}{0.4 \times (V_{OUT})^2 \times I_{OUT(MAX)} \times f_{OSC}}$$

where fosc is the switching frequency. For better system performance, a shielded inductor is preferred to avoid EMI problems.

Boost Output Capacitor Selection

The output ripple voltage is an important index for estimating IC performance. This portion consists of two parts. One is the product of ripple current with the ESR of the output capacitor, while the other part is formed by the charging and discharging process of the output capacitor. As shown in Figure 1, ΔV_{OUT1} can be evaluated based on the ideal energy equalization. According to the definition of Q, the ΔV_{OUT1} value can be calculated as the following equation :

$$Q = I_{OUT} \times D \times \frac{1}{f_{SOC}} = C_{OUT} \times \Delta V_{OUT1}$$
$$\Delta V_{OUT1} = \frac{I_{OUT} \times D}{f_{SOC} \times C_{OUT}}$$

where f_{OSC} is the switching frequency and D is the duty cycle.

Finally, taking ESR into consideration, the overall output ripple voltage can be determined by the following equation :


$$\Delta V_{OUT} = \Delta V_{ESR} + \Delta V_{OUT1} = \Delta V_{ESR} + \frac{I_{OUT} \times D}{f_{OSC} \times C_{OUT}}$$


where $\Delta VESR = ICrms x RCESR$

The output capacitor, COUT, should be selected accordingly.

Copyright © 2019 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.







Under Voltage Lockout

To prevent abnormal operation of the IC in low voltage condition, an under voltage lockout is included which shuts down IC operation when input voltage is lower than the specified threshold voltage.

Soft-Start

The RT4723 employs an internal soft-start feature to avoid high inrush current during start-up. The soft-start function is achieved by clamping the output voltage of the internal error amplifier with another voltage source that is increased slowly from zero to near VIN during the soft-start period.

Negative Output Voltage Setting

The Negative output voltage can be programmed by a MCU through the dedicated pin according to Table 2 "VON Output Voltage with SWIRE Pulse".

Shutdown Delay and Discharge

When the SWIRE signal is logic low for more than 350µs, the IC function will be shut down. The output VOP/VON can be actively discharged to GND with discharge function enabled referring to Table 3 "VOP/VON Shutdown Discharge Selection with SWIRE Pulse". In shutdown mode, the input supply current for the IC is less than 1μ A.

Over Current Protection

The RT4723 includes a cycle-by-cycle current limit function which monitors the inductor current during each ON period. The power switch will be forced off to avoid large current damage once the current is over the limit level.

Short Circuit Protection

The RT4723 has an advanced output short-circuit protection mechanism which prevents the IC from damage by unexpected applications. When the output becomes shorted to ground, and the output voltage is under the limit level with 1ms (typ.) duration, the bias function enters shutdown mode and can only re-start normal operation after triggering the SWIRE pin.

Over Temperature Protection

The RT4723 equips an over temperature protection circuitry to prevent overheating due to excessive power dissipation. The OTP will shut down the bias operation when ambient temperature exceeds 140°C. Once the ambient temperature cools down by approximately 15°C, IC will automatically resume normal operation. To maintain continuous operation, the maximum junction temperature should be prevented from rising above 125°C.

Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature T_{J(MAX)}, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula :

$PD(MAX) = (TJ(MAX) - TA) / \theta JA$

where T_J(MAX) is the maximum junction temperature, TA is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-

ambient thermal resistance, θ_{JA} , is highly package dependent. For a WL-CSP-15B 1.39x2.07 (BSC) package, the thermal resistance, θ_{JA} , is 49.8°C/W on a standard JEDEC 51-7 high effective-thermal-conductivity four-layer test board. The maximum power

dissipation at $T_A = 25^{\circ}C$ can be calculated as below :

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (49.8^{\circ}C/W) = 2W$ for a WL-CSP-15B 1.39x2.07 (BSC) package.

The maximum power dissipation depends on the operating ambient temperature for the fixed $T_{J(MAX)}$ and the thermal resistance, θ_{JA} . The derating curves in Figure 2 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 2. Derating Curve of Maximum Power Dissipation

Layout Considerations

For the best performance of the RT4723, the following PCB layout guidelines should be strictly followed.

- For good regulation, place the power components as close to the IC as possible. The traces should be wide and short especially for the high current output loop.
- The input and output bypass capacitor should be placed as close to the IC as possible and connected to the ground plane of the PCB.
- The flying capacitor should be placed as close to the C1P/C1N/C2P/C2N pin as possible to avoid noise injection.
- Minimize the size of the LXP node and keep the traces wide and short. Care should be taken to avoid running traces that carry any noise-sensitive signals near LXP or high-current traces.
- Separate power ground (PGND) and analog ground (GND). Connect the GND and the PGND islands at a single end. Make sure that there are no other connections between these separate ground planes.

RICHTEK





Figure 3. PCB Layout Guide



Outline Dimension



Symbol	Dimensions I	n Millimeters	Dimensions In Inches		
	Min.	Max.	Min.	Max.	
A	0.500	0.600	0.020	0.024	
A1	0.170	0.230	0.007	0.009	
b	0.240	0.300	0.009	0.012	
D	2.020	2.120	0.080	0.083	
D1	1.600		0.0	063	
E	1.340	1.440	0.053	0.057	
E1	0.800		0.0)31	
е	0.400		0.0)16	

WL-CSP-15B 1.39x2.07 (BSC)

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.