

Power Management Unit Total Power Solution for SSD

General Description

The RT5142 offers highly-integrated multi-channel system power management solutions to meet the performance, efficiency, and feature requirements.

The RT5142 incorporates four buck regulators and two LDOs that deliver several output voltages. This provides flexibility to support applications of different VIDs with a configurable power-on sequence.

The RT5142 supplies 8 configurable GPIOs for system hardware control requirements. These GPIOs can be configured for multiple purposes, such as, PWRDIS/ Sleep/ Deep Sleep settings for PMIC state machine control, Buck1/2 Enable/Disable setting, Buck3/4 VID control setting, POR_RST_N pin for monitoring PMIC power good and can also be configured as two sets External_EN and External_PG signals. In addition, the GPIOs also support threestate through I²C interface configuration when the RT5142 works in the normal mode.

Applications

SSD

Marking Information

For marking information, contact representative directly or through a Richtek distributor located in your area.

Features

- Input Supply Voltage Range: 2.7V to 3.7V.
- High Efficient Programmable Regulators
- ▶ BUCK 1: 1.7V to 2.9V, 20mV per step; 4A
- ▶ BUCK 2: 0.9V to 2.0V, 10mV per step; 2A
- ► BUCK 3: 0.5V to 1.3V, 10mV per step; 4A
- ▶ BUCK 4: 0.9V to 2.0V, 10mV per step; 2A
- ▶ LDO 1: 1.0V to 2.7V, 50mV per step; 400mA
- ► LDO 2: 1.0V to 2.7V, 50mV per step; 400mA
- Configurable Outputs
 - ▶ ±1.5% Feedback Voltage Accuracy for Full Temperature Range (-40°C to 125°C)
 - ► DVID Change for all Bucks Via I²C Interface
 - ► Enable Time for All VRs
 - ▶ Soft-start Time for All VRs
 - ► Selectable Switching Frequency for Every **Buck Rail**
- Input OV/UV Warning Indication and Fault **Protection**
- Outputs OV/UV/OC Fault Protection
- Thermal Shutdown Protection
- Diode Emulation Mode for Light-Load, High **Efficiency Operation**
- Non-Volatile Register Configurability
- I²C Interface 400kHz/1MHz/3.4MHz
- 8 GPIOs Multi-functions for Control **Command unit**
 - ▶ POR RST N for ASIC to RESET PMIC
 - ▶ IRQ_N Interrupt Flag
 - ▶ PWRDIS, SLEEP, Deep SLEEP
 - ► Buck1/2 Enable/Disable
 - ▶ 2 Sets EXT EN I and EXT EN O
 - ▶ Buck1/2/3/4 and LDO1 Selection



Ordering Information



Note:

Richtek products are:


- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.

Part Number Version Table

Part Number			VOUT (V)						
	Status	VIN (V)	BUCK1	BUCK2	BUCK	BUCK3 (B3)		LDO1	LDO2
		(')	(B1)	(B2)	Normal	Sleep	(B4)	(L1)	(L2)
	Н	3.3	PLSW	BUCK = 1.2	BUCK = 0.83	BUCK = 0.83	BUCK = 1.1	LDO = 1.8	LDO = 1.8
RT5142WSC-00	Hz	3.3	BUCK = 2.5	BUCK = 1.2	BUCK = 0.8	BUCK = 0.75	LDO = 1.8	PLSW	Х
	L	3.3	BUCK = 2.9	BUCK = 1.2	BUCK = 0.85	BUCK = 0.73	BUCK = 1.2	LDO = 1.8	PLSW
	Н	3.3	PLSW	BUCK = 1.2	BUCK = 0.83	BUCK = 0.83	BUCK = 1.2	LDO = 2.5	LDO = 1.8
RT5142WSC-02	Hz	3.3	BUCK = 2.5	BUCK = 1.2	BUCK = 0.8	BUCK = 0.75	LDO = 1.8	PLSW	Х
	L	3.3	BUCK = 2.9	BUCK = 1.2	BUCK = 0.85	BUCK = 0.73	BUCK = 1.2	LDO = 1.8	PLSW
	Н	3.3	PLSW	BUCK = 1.2	BUCK = 0.83	BUCK = 0.83	BUCK = 1.1	LDO = 1.8	LDO = 1.8
RT5142WSC-05	Hz	3.3	BUCK = 2.5	BUCK = 1.2	BUCK = 0.8	BUCK = 0.75	LDO = 1.8	PLSW	X
	L	3.3	BUCK = 2.9	BUCK = 1.2	BUCK = 0.85	BUCK = 0.73	BUCK = 1.2	LDO = 1.8	PLSW

Note: The status "H" is the corresponding GPIO2/3/4/6 high level voltage, "Hz" is floating, and "L" is low level voltage. PLSW is P-type Load Switch.

Simplified Application Circuit




Pin Configuration

DS5142-00

April 2023

(TOP VIEW)



WLCSP 2.66x2.70-36 (BSC)

Copyright © 2023 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.




Functional Pin Description

Pin No.	Pin Name	Pin Function
A1, A2	SW_B1	Switch Pins for Buck1 Converter.
A3, B3, B4	PGND12	Power Stage Power Ground for Buck1 and Buck2.
A4	SW_B2	Switch Pin for Buck2 Converter.
A5	VIN_B2	VIN Power Input for Buck2.
A6	VIN_LDO1	VIN Power Input for LDO1.
B1, B2	VIN_B1	VIN Power Input pins for Buck1.
B5	FB_B2	Feedback for Buck2. Connect to the Buck2 output capacitor.
В6	LDO1	Output for LDO1 Regulator (Leave unconnected if LDO is disabled).
C1	GPIO3	Configurable General-purpose Input/Open Drain Output.
C2	GPIO7	Configurable General-purpose Input/Open Drain Output.
C3	FB_B1	Feedback for Buck1. Connect to the Buck1 output capacitor.
C4	AGND	Analog Ground.
C5	GPIO6	Configurable General-purpose Input/Open Drain Output.
C6	LDO2	Output for LDO2 Regulator (Leave unconnected if LDO is disabled).
D1	GPIO2	Configurable General-purpose Input/Open Drain Output.
D2	SCL	I ² C Serial Clock Line.
D3	SDA	I ² C Serial Data Line.
D4	GPIO5	Configurable General-purpose Input/Open Drain Output.
D5	FB_B3	Feedback for Buck3. Connect to the Buck3 output capacitor.
D6	AVIN	Internal Analog Circuit Input Supply and Power Input for LDO2. This pin also is designed to monitor for VIN OV and UV.
E1	FB_B4	Feedback for Buck4. Connect to the Buck4 output capacitor.
E2	GPIO8	Configurable General-purpose Input/Open Drain Output.
E3	GPIO1	Configurable General-purpose Input/Open Drain Output.
E4, F3, F4	PGND34	Power Stage Power Ground for Buck3 and Buck4.
E5	GPIO4	Configurable General-purpose Input/Open Drain Output.
E6	VIN_B3	VIN Power Input for Buck3.
F1	VIN_B4	VIN Power Input for Buck4.
F2	SW_B4	Switch Pin for Buck4 Converter.
F5, F6	SW_B3	Switch Pins for Buck3 Converter.



Functional Block Diagram





Operation

The RT5142 provides four high-efficiency synchronous buck converters and two LDO regulators for the power system of SSD.

Buck Converter

The RT5142 incorporates four high-efficiency synchronous switching buck converters that deliver programmable output voltages. They feature advance constant-on-time voltage mode (ACOT®) for low output voltage, quick transient response, and low quiescent current. These buck converters are also built with standard protections, such as OVP, UVP and OCL.

Buck Overcurrent Limiter (OCL)

The current limited architecture of all rails is designed to detect valley current. When Low-Side turns on, inductor current will be sensed from RDS(ON) of Low-Side by internal ZC/OC circuit. If the voltage on Low-Side RDS(ON) is over Voc (overcurrent voltage) which is defined by register OC_CFG_*, the OC circuit will force to keep Low-Side turn on to lower down the inductor current. The Low-Side will not turn off until the inductor current is lower than OC level. Once inductor current is under OC level, the rail will be back to normal operation.

Buck Undervoltage Protection (UVP)

The UVP is a level detection. If the output voltage falls below –7% or -15% (selected by register) of the reference voltage, undervoltage protection will be triggered and both the high-side and low-side MOSFET will be turned off immediately. The UVP circuit will be blocked during soft-start time and DVID duration.

Buck Overvoltage Protection (OVP)

The OVP is a level detection. If the output voltage exceeds +10% of the reference voltage, overvoltage protection will be triggered and both the high-side and low-side MOSFET will be turned off immediately. The OVP circuit will be blocked during soft-start time and DVID duration.

Linear Dropout Regulator (LDO)

The RT5142 includes two linear dropout regulators. The LDOs contains an independent current limit and both overvoltage and undervoltage protection circuits to prevent unexpected applications. When the path current is above the current-limit threshold, the current limit circuit adjusts the gate voltage of power stage to limit the output current. If the output voltage is lower than –16% of reference voltage, the LDO will be shut off by the UVP circuit immediately. If the output voltage is higher than +8% of reference voltage, the OVP circuit will also shut off LDO immediately.

Over-Temperature Protection (OTP)

If the chip temperature is higher than 150°C, the OTP circuit will shut down all power rails. The PMIC will reboot with power- up sequence after the chip temperature is down to 125°C.

GPI01

GPIO1 is fixed to nRESET signal. After power-up sequence, nRESET = H indicates PMIC Power Good (PG), while nRESET = L indicates Power Bad (PBAD).

The n_RESET_MASK_REG provides the function to mask any output PBAD event, VIN_OV event and OT event. By setting the corresponding bits to "1b" in the nRESET_MASK_REG register, nRESET will ignore any PBAD events on the rail. Any PBAD events on an un-masked rail will cause nRESET to go low. In addition, the Power Good delay time from the rising edge of the Buck3 PG flag to the rising edge of the nRESET can be set in the



GPIO1_REG.POR_DELAY_TIME.

GPIO₂

GPIO2 has a default function, B1/B2 VSEL, before nRESET = H. Once AVIN voltage > "UVLO+HYS" voltage, the selected default values of the B1/B2 VSEL functions will be recorded into the relative register values, such as B1 VR structure, B1_SEL and B2_SEL, immediately. Please see Table 1 for the description of B1/B2 VSEL.

Table 1. GPIO2 Function

B1/B2 VSEL					
GPIO2 Status	High	High-Z	Low		
B1 Status	LSW	BUCK/ VSET0	BUCK/ VSET1		
B2 Status	VSET0	VSET0	VSET0 (option: VSET1)*		

Note:*: other eFuse option for B2_SEL = VSET1.

After power-up sequence and nRESET going to high level, the GPIO2 function can be changed to other function (see Table 5.) by configuring GPIO2_REG.GPIO2_FUNC_SEL. The setting of GPIO3, 4 and 6 are the same as the GPIO2. They all have the internal default functions before nRESET = H and can be changed to other functions after nRESET = H.

Set GPIO2/3/4/6_FUNC_EN = 0b to disable the function set in GPIO2/3/4/6_FUNC_SEL and GPIO2/3/4/6 will keep the internal default function.

GPIO3

GPIO3 has a default function, B3 VSEL, before nRESET = H. Once AVIN voltage > "UVLO+HYS" voltage, the selected default value of the B3 VSEL function will be recorded into the relative register value, such as B3_SEL and some delay time of other rails, immediately. In addition, if PMIC enters Deeper Sleep Mode (PS4), B3 VSEL will be Dynamic Voltage Scaling (DVS) mode, such as B3_DVS. Please see Table 2. for the description of B3 VSEL.

Table 2. GPIO3 Function

B3 VSEL						
GPIO3 Status	High	High-Z	Low			
B3 Status	B3_SEL = VSET0 B3_DVS = VSET0	B3_SEL = VSET1 B3_DVS = VSET1	B3_SEL = VSET2 B3_DVS = VSET2			
Power Up Delay Time for B4/ L1/ L2	B4 = +2.25ms L1 = + 1.5ms L2 = + 3.5ms	L1 = 0ms (option: L1 = 0.75ms) L2 = $+ 2.0$ ms	B4 = +1.25ms L1 = + 1.75ms L2 = + 2.0ms			

Note: The default power up sequence of the die code configuring (no loaded from efuse) will be: B4,L1,L2 power up at 0ms \rightarrow B3 power up at 0.75ms \rightarrow B1 power up at 3.0ms \rightarrow B2 power up at 3.75ms.

GPIO4

GPIO4 has a default function, L1/B4 VSEL, before nRESET = H. Once AVIN voltage > "UVLO+HYS" voltage, the selected default values of the L1/B4 VSEL functions will be recorded into the relative register values, such as L1 VR structure, L1_SEL, B4 VR structure and B4_SEL, immediately. Please see Table 3. for the description of L1/B4 VSEL.

RICHTEK is a registered trademark of Richtek Technology Corporation. April 2023 www.richtek.com



Please note only GPIO2, GPIO3 and GPIO4 have the High-z state setting.

Table 3. GPIO4 Function

L1/B4 VSEL						
GPIO4 Status	High (option)*	High-Z	Low			
L1 Status	LDO/ VSET0	PLSW (option: NLSW)	LDO/ VSET1			
B4 Status	BUCK/ VSET0	LDO/ VSET2	BUCK/ VSET0			

NOTE: *: other eFuse option for L1 = LDO/ VSET1, B4 = BUCK/ VSET3.

GPIO6

GPIO6 has a default function, LDO2 MODE, before nRESET = H. Once AVIN voltage > "UVLO + HYS" voltage, the selected default value of the LDO2 MODE function will be recorded into the relative register value, such as L2 VR structure, immediately. Please see Table 4. for the description of LDO2 MODE.

Table 4. GPIO6 Function

LDO2 MODE				
GPIO6 Status High High-Z Low				
L2 Status	LDO/ VSET0		PLSW	

GPIO5/7/8

The default function of the GPIO5/7/8 is decided by the default register value of GPIO5/7/8_FUNC_SEL, the RT5142 applies these functions, which can be assigned into GPIO5/7/8 pins. The GPIO5/7/8 will be as the enable/disable controlled signal of the selected function shown in Table 5.

In addition, GPIO2/3/4/6 can also be adjusted to the function shown in Table 5, after nRESET = H.

Table 5. GPIO2 - 8 Function

GPIOx_FUNC_SEL	I/O	FUNC_NAME	Function Descriptions
0x00	0	Gereral GPIO1 (as EXT_EN1_O)	General Purpose I/O1 is as the EXT_EN1_O for external enable signal.
0x01	0	General GPIO2 (as EXT_EN2_O)	General Purpose I/O2 is as the EXT_EN2_O for external enable signal.
0x02	0	nIRQ	As Internal signal, nIRQ, output.
0x03	I	Sleep Mode 1 (Sleep Mode, PS3.5)	As the input controlled signal for Sleep1. High = Wake up from Sleep Mode 1 Low = Enable Sleep Mode 1
0x04	I	Sleep Mode 2 (Deeper Sleep Mode, PS4)	As the input controlled signal for Sleep2. High = Wake up from Sleep Mode 2 Low = Enable Sleep Mode 2 The priority of Sleep Mode 2 is higher than Sleep Mode 1.
0x05	I	B1/B2 EN/DIS	As the enable/disable signal for controlling B1/B2. The priority of this function is lower than Sleep1 and Sleep2.

www.richtek.com



GPIOx_FUNC_SEL	I/O	FUNC_NAME	Function Descriptions	
			High = Enable B1/B2	
			Low = Disable B1/B2	
0.00		DIMEDIA	As the Power Disable signal for controlling RT5142.	
0x06	l	PWRDIS	High = Disable RT5142	
			Low = Enable RT5142	
0x07	ı	EXT_EN1_I function.	Input Triggered Signal for EXT_EN1_O.	
0.01	•	No use for GPIO2/3/4	High = EXT_EN1/2_O will go high with the	
0,,00		EXT_EN2_I function.	configured delay time.	
0x08	'	No use for GPIO2/3/4	Low = No action.	
0x09	0	SYSMON Output	Only GPIO5 can output SYSMON. High = VIN > SYSMON Low = VIN < SYSMON	

Copyright © 2023 Richtek Technology Corporation. All rights reserved.

RICHTEK is a registered trademark of Richtek Technology Corporation.

DS5142-00 April 2023

www.rich



Absolute Maximum Ratings (Note 1)

Supply Input Voltage, VIN	0.3V to 6V
• VIN_B1, VIN_B2, VIN_B3, VIN_B4, AVIN, VIN_LDO1	0.3V to 6V
• SWx to PGNDx (DC)	0.3V to 6V
• SWx to PGNDx (<100ns)	0.3V to 6.5V
• SWx to PGNDx (<10ns)	2.5V to 9.0V
• PGNDx to AGNDx	-0.3V to 0.3V
Other Pins to AGNDx	- −0.3V to 6V
 Power Dissipation, PD @ TA = 25°C 	
WL-CSP-36B 2.66x2.70 (BSC)	- 3.75W
Package Thermal Resistance (Note 2)	
WL-CSP-36B 2.66x2.70 (BSC), θ JA	- 26.6°C/W
Lead Temperature (Solding, 10 sec)	- 260°C
Junction Temperature	- 150°C
Storage Temperature Range	- −65°C to 150°C
ESD Susceptibility (Note3)	
HBM (Human Body Model)	- ±2kV
CDM (Charge Device Model)	- ±500V
Recommended Operating Conditions (Note 4)	
Supply Input Voltage	2.7V to 3.7V
• Other Pins	0V to 5.5V
Ambient Temperature Range	– 40°C to 85°C
Junction Temperature Range	– 40°C to 125°C

Electrical Characteristics

(VIN_B1 = VIN_B2 = VIN_B3 = VIN_B4 = AVIN = VIN_LDO1 = 3.3V, T_A = 25°C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit		
Supply Inputs Voltage Range								
VIN_B1 to PGND12 VIN_B2 to PGND12 VIN_B3 to PGND34 VIN_B4 to PGND34	VVIN_Bx	Input voltage range	2.7	1	3.7	V		
	VVIN_LDO1	LDO Mode	1.62	1	5.5	V		
VIN_LDO1 to AGND	VVIN_LDO1_NLSW	NLSW Mode	0.4		3.6	V		
7.67.2	VVIN_LDO1_PLSW	PLSW Mode	1.62		AVIN	V		
AVIN UVLO	VAVIN_UV_F_TH	Falling Threshold	2.4	2.5	2.6	V		
	VAVIN_UVLO_HYS	Hysteresis		100		mV		



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
AVIN OV	VAVIN_OV_R_TH	Rising Threshold	3.8	3.9	4	V
AVIIVOV	VAVIN_OV_HYS	Hysteresis		300		mV
	VAVIN DOK B. TH	REG_0x10_bit7 = 0b, Rising Threshold	3.38	3.5	3.62	V
AVIN POK OV	VAVIN_POK_R_TH	REG_0x10_bit7 = 1b, Rising Threshold	3.66	3.8	3.93	V
	VAVIN_POK_HYS	Hysteresis	100	200	300	mV
	tavin_pok_r_deg	Deglitch Time		10		μS
Operating Supply C	Current					
AVIN Supply Current	IAVIN_Q	All Rails Off		30		μА
VIN LDO4	IVIN_LDO1_Q	Normal Mode		31		μА
VIN_LDO1	IVIN_LDO1_LPM_Q	Low Power Mode, LPM		15		μА
VIN Dv	IVIN_Bx_Q	Normal Mode		25	35	μА
VIN_Bx	IVIN_Bx_LPM_Q	Low Power Mode		15	25	μА
System Monitor/Wa	arning		•			
SYSMON Rising Threshold	Vsysmon_r_th	25mV Step	2.725		3.1	V
SYSMON Accuracy			-3.5		3.5	%
SYSWARN Rising Threshold	Vsyswarn_r_th	25mV Step	2.755		3.15	V
SYSWARN Accuracy			-3.5		3.5	%
Input Deglitch Time	•			•		•
AVIN UV	tavin_uv_r_exit			20		μS
AVIN OV	tavin_ov_r_th			10		μS
Others			-	•		
	TCritical_SD	Temperature for Critical Shutdown		150		°C
Thermal Shutdown	TRecovery_HYS	Hysteresis for Thermal Recovery		25		°C
	T _{Interrupt_TH}	Interrupt Flag Threshold		110		°C
OV/UV Retry Time	tRecovery_Dwell_Time	VIN = 3.3V, Power Rails OV or UV		200		ms



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
		Bx_ON_DLY_Bits = 000b		0		ms
		Bx_ON_DLY_Bits = 001b		0.25		ms
		Bx_ON_DLY_Bits = 010b		0.5		ms
Bx Startup Delay		Bx_ON_DLY_Bits = 011b		0.75		ms
		Bx_ON_DLY_Bits = 100b		1		ms
		Bx_ON_DLY_Bits = 101b		2		ms
		Bx_ON_DLY_Bits = 110b		4		ms
		Bx_ON_DLY_Bits = 111b		8		ms
		Bx_OFF_DLY_Bits = 000b		0		ms
		Bx_OFF_DLY_Bits = 001b		0.25		ms
		Bx_OFF_DLY_Bits = 010b		0.5		ms
		Bx_OFF_DLY_Bits = 011b		0.75		ms
Bx Turn Off Delay		Bx_OFF_DLY_Bits = 100b		1		ms
		Bx_OFF_DLY_Bits = 101b		2		ms
		Bx_OFF_DLY_Bits = 110b		4		ms
		Bx_OFF_DLY_Bits = 111b		8		ms
		EXT_EN1_DLY_Bits = 0000b		0		ms
		EXT_EN1_DLY_Bits = 0001b		0.25		ms
		EXT_EN1_DLY_Bits = 0010b		0.5		ms
		EXT_EN1_DLY_Bits = 0011b		0.75		ms
		EXT_EN1_DLY_Bits = 0100b		1		ms
		EXT_EN1_DLY_Bits = 0101b		1.25		ms
		EXT_EN1_DLY_Bits = 0110b		1.5		ms
EVT EN Dalan		EXT_EN1_DLY_Bits = 0111b		1.75		ms
EXT_EN Delay		EXT_EN1_DLY_Bits = 1000b		2		ms
		EXT_EN1_DLY_Bits = 1001b		2.25		ms
		EXT_EN1_DLY_Bits = 1010b		2.5		ms
		EXT_EN1_DLY_Bits = 1011b		2.75		ms
		EXT_EN1_DLY_Bits = 1100b		3		ms
		EXT_EN1_DLY_Bits = 1101b		3.25		ms
		EXT_EN1_DLY_Bits = 1110b		3.5	-	ms
		EXT_EN1_DLY_Bits = 1111b		3.75		ms



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
		POR_DLY_TIME_Bits = 000b		0.5		ms
		POR_DLY_TIME_Bits = 001b		1		ms
		POR_DLY_TIME_Bits = 010b		2		ms
DECET		POR_DLY_TIME_Bits = 011b		4		ms
nRESET		POR_DLY_TIME_Bits = 100b		8		ms
		POR_DLY_TIME_Bits = 101b		16		ms
		POR_DLY_TIME_Bits = 110b		32		ms
		POR_DLY_TIME_Bits = 111b		64		ms
Buck1 Converter				•	•	
Output Voltage	V _{B1_} VOUT	B1 (Buck1) VID Range	1.7		2.9	V
Range	VB1_Per_Step	B1 Programmable Step		20		mV
Standby Current		Enable, no Switching		25	35	μА
	IStandby_B1	Enable, no Switching, LPM		15	25	μА
Output voltage Accuracy		GPIO2 = High-z	2.475	2.5	2.525	
	VB1_Error	GPIO2 = Low	2.871	2.9	2.929	V
Line Regulation		VIN = 2.7V to 3.7V		0.5		%/V
Load Regulation		IOUT = 0 to Max Rating		0.5		%/A
Transient Load Regulation	VB1_TLR_Error	VIN_B1 = 3.3V, FB1 = 2.5V, L = 0.47μH, COUT = 22μF x 2. 1. Load = 1A to 2A @ 0.2A/μs 2. Load = 50mA to 1A @ 0.2A/μs	-75 (-3%)		100 (4%)	mV
	VB1_PGL_R_0b	VOUT_B1 rises from 0V to PG Rising (UVSEL = 0b, Default)	90	93	96	%
PG Threshold (Low Level)	VB1_PGL_R_1b	VOUT_B1 rises from 0V to PG Rising (UVSEL = 1b)	82	85	88	%
	VB1_PGL_HYS	VOUT_B1 falls from VID to PG Falling		3		%
PG Threshold (High	VB1_PGH_F	VOUT_B1 rises from VID to PG Falling	107	110	113	%
Level)	VB1_PGH_HYS	VOUT_B1 falls from VID to PG Rising		3		%
Switching Frequency	fSW_B1	B1_FREQ_Bits = 101b	1.8	2	2.2	MHz
Min Off-Time	tB1_OFF_MIN			120	160	ns
		B1_SST_SEL_Bits = 00b		125	200	μS
Soft-Start Time	tna com out	B1_SST_SEL_Bits = 01b (Default)		250	400	μS
Soit-Start Time	tB1_Soft_Start	B1_SST_SEL_Bits = 10b		500	800	μS
		B1_SST_SEL_Bits = 11b		750	1200	μS



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
		Valley Current, B1_IL_MAX[7:6] = 00b	3.5	4		Α
Command Line it		Valley Current, B1_IL_MAX[7:6] = 01b	4.5	5		Α
Current Limit	B1_CL	Valley Current, B1_IL_MAX[7:6] = 10b	5.5	6		Α
		Valley Current, B1_IL_MAX[7:6] = 11b	6.5	7		Α
PMOS On- Resistance	RDS(ON)_B1_P	PVIN = 3.3V		60		mΩ
NMOS On- Resistance	RDS(ON)_B1_N	PVIN = 3.3V		35		mΩ
Output Discharge Resistance	RDISCH_B1			4.4		Ω
T#:sianov	F#	PVIN = 3.3V, FB_B1 = 2.5V, I _{OUT} = 10mA	85			%
Efficiency	Eff _{B1}	PVIN = 3.3V, FB_B1 = 2.5V, IOUT = 1A	90			%
Buck1 Bypass Mod	le					
Input Voltage Range	VVIIN_B1_BYP		2.7	3.3	3.7	٧
PMOS On- Resistance	RDS(ON)_B1_BYP_P	Isw = -1A, VIN_B1 = 3.3V		60		mΩ
Internal PMOS Shutdown Current	lB1_BYP_OC_OFF	B1_IL_MAX[7:6] = xxb	4.5	5		Α
Internal PMOS Shutdown Current Off Time	tB1_BYP_OC_OFF			14		ms
Internal PMOS Soft-Start Time	t _{B1_BYP_} SStart	PVIN = 3.3V		250		μs
OV Threshold	VB1_BYP_OV_TH			3.8		V
OV Deglitch Time	tB1_BYP_OV_DEG			20		μS
Buck2 Converter						
Output Voltage	VB2_VOUT	B2 (Buck2) VID Range	0.9		2.0	V
Range	VB2_Per_Step	B2 Programmable Step		10		mV
Standby Current	Standby P2	Enable, no Switching		25	35	μΑ
Glandby Guilent	IStandby_B2	Enable, no Switching, LPM		15	25	μΑ
Output voltage Accuracy	VB2_Error	Valley Accuracy	1.188	1.2	1.212	V
Line Regulation		VIN = 2.7V to 3.7V		0.5		%/V
Load Regulation		I _{OUT} = 0 to Max Rating		0.5		%/A



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
Transient Load Regulation	VB2_TLR_Error	VIN_B2 = 3.3V, FB2 = 1.2V, L = 0.47μH, C _{OUT} = 22μF. 1. Load = 1A to 2A @ 0.2A/μs 2. Load = 50mA to 1A @ 0.2A/μs	-36 (-3%)		48 (4%)	mV	
	VB2_PGL_R_0b	VOUT_B2 rises from 0V to PG Rising (UVSEL = 0b, Default)	90	93	96	%	
PG Threshold (Low Level)	VB2_PGL_R_1b	VOUT_B2 rises from 0V to PG Rising (UVSEL = 1b)	82	85	88	%	
	VB2_PGL_HYS	VOUT_B2 falls from VID to PG Falling		3		%	
PG Threshold (High	VB2_PGH_F	VOUT_B2 rises from VID to PG Falling	107	110	113	%	
Level)	VB2_PGH_HYS	VOUT_B2 falls from VID to PG Rising	-	3		%	
Switching Frequency	fsw_B2	B2_FREQ_Bits = 101b	1.8	2	2.2	MHz	
		B2_SST_SEL_Bits = 00b		125	200	μS	
Caff Chart Time	tB2_Soft_Start	B2_SST_SEL_Bits = 01b (Default)			250	400	μS
Soft-Start Time		B2_SST_SEL_Bits = 10b		500	800	μS	
		B2_SST_SEL_Bits = 11b		750	1200	us	
		Valley Current, B2_IL_MAX[7:6] = 00b	1.5 2			Α	
Compant Limit	I _{B2_CL}	Valley Current, B2_IL_MAX[7:6] = 01b	2.5	3		Α	
Current Limit		Valley Current, B2_IL_MAX[7:6] = 10b	3.5	4		Α	
		Valley Current, B2_IL_MAX[7:6] = 11b	4.5	5		Α	
PMOS On- Resistance	RDS(ON)_B2_P	PVIN = 3.3V		65		mΩ	
NMOS On- Resistance	RDS(ON)_B2_N	PVIN = 3.3V		30		mΩ	
Output Discharge Resistance	RDISCH_B2			9.4		Ω	
T#: ai a na au		PVIN = 3.3V, FB_B1 = 1.2V, IOUT = 10mA	85			%	
Efficiency	Eff _{B2}	PVIN = 3.3V, FB_B1 = 1.2V, IOUT = 1A	85			%	
Buck3 Converter							
Output Voltage	VB3_VOUT	B3 (Buck3) VID Range	0.5		1.3	V	
Range	VB3_Per_Step	B3 Programmable Step		10		mV	
Standby Com	lov u so	Enable, no Switching		25	35	μА	
Standby Current	IStandby_B3	Enable, no Switching, LPM		15	25	μА	



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
		GPIO3 = High-Z	0.792	0.8	0.808	
Output voltage Accuracy	VB3_Error	GPIO3 = L	0.8415	0.85	0.8585	V
, , , , , , , , , , , , , , , , , , , ,		GPIO3 = H	0.8217	0.83	0.8383	
Line Regulation		VIN = 2.7V to 3.7V		0.5		%/V
Load Regulation		IOUT = 0 to Max Rating		0.5		%/A
Transient Load Regulation	VB3_TLR_Error	VIN_B3 = 3.3V, FB3 = 0.8V, L = 0.47μH, C _{OUT} = 22μF. 1. Load = 2A to 4A @ 0.2A/μs 2. Load = 50mA to 2A @ 0.2A/μs	-28 (-3.5%)		32 (4%)	mV
	VB3_PGL_R_0b	VOUT_B3 rises from 0V to PG Rising (UVSEL = 0b, Default)	90	93	96	%
PG Threshold (Low Level)	VB3_PGL_R_1b	VOUT_B3 rises from 0V to PG Rising (UVSEL = 1b)	82	85	88	%
	VB3_PGL_HYS	VOUT_B3 falls from VID to PG Falling		3		%
PG Threshold (High	VB3_PGH_F	VOUT_B3 rises from VID to PG Falling	107	110	113	%
Level)	VB3_PGH_HYS	VOUT_B3 falls from VID to PG Rising		3		%
Switching Frequency	fsw_B3	B3_FREQ_Bits = 101b	1.8	2	2.2	MHz
		B3_SST_SEL_Bits = 00b		125	200	μS
Soft-Start Time	tpo 0.5 04.4	B3_SST_SEL_Bits = 01b (Default)		250	400	μS
Soit-Start Time	tB3_Soft_Start	B3_SST_SEL_Bits = 10b		500	800	μS
		B3_SST_SEL_Bits = 11b		750	1200	μS
		Valley Current, B3_IL_MAX[7:6] = 00b	3.5	4		Α
Current Limit	Inc. or	Valley Current, B3_IL_MAX[7:6] = 01b	4.5	5		Α
Current Limit	IB3_CL	Valley Current, B3_IL_MAX[7:6] = 10b	5.5	6		Α
		Valley Current, B3_IL_MAX[7:6] = 11b	6.5	7		Α
PMOS On- Resistance	RDS(ON)_B3_P	PVIN = 3.3V		55		mΩ
NMOS On- Resistance	RDS(ON)_B3_N	PVIN = 3.3V		25		mΩ
		B3_TSTEP = 00b		5		mV/μs
Dynamic Voltage	V(D) (ID :: 5 = 5	B3_TSTEP = 01b		10		mV/μs
Scaling Rate	VDVID_UP_B3	B3_TSTEP = 10b		20		mV/μs
		B3_TSTEP = 11b		25		mV/μs
Output Discharge Resistance	RDISCH_B3			9.4		Ω



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit				
-c: ·	F.(.	PVIN = 3.3V, FB_B3 = 0.8V, IOUT= 1mA, LPM	80		1	%				
Efficiency	EffB3	PVIN = 3.3V, FB_B3 = 0.8V, IOUT = 1A	85		ı	%				
Buck4 Converter										
Output Voltage	VB4_VOUT	B4 (Buck4) VID Range	0.9		2.0	V				
Range	VB4_Per_Step	B4 Programmable Step		10		mV				
Ctondby Cymrait	lo	Enable, no Switching		25	35	μА				
Standby Current	IStandbyt_B4	Enable, no Switching, LPM		15	25	μА				
Output voltage Accuracy	VB4_Error	GPIO4 = High or L	1.188	1.2	1.212	V				
Line Regulation		VIN = 2.7V to 3.7V		0.5		%/V				
Load Regulation		IOUT = 0 to Max Rating		0.5		%/A				
Transient Load Regulation	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	VIN_B4 = 3.3V, FB4 = 1.2V, L = 0.47μH, C _{OUT} = 22μF. 1. Load = 1A to 2A @ 0.2A/μs 2. Load = 50mA to 1A @ 0.2A/μs	-36 (-3%)		48 (4%)	mV				
	VB4_TLR_Error	VIN_B4 = 3.3V, FB4 = 1.8V, L = 0.47μH, C _{OUT} = 22μF. 1. Load = 1A to 2A @ 0.2A/μs 2. Load = 50mA to 1A @ 0.2A/μs	-54 (-3%)		72 (4%)	mV				
	VB4_PGL_R_0b	VOUT_B4 rises from 0V to PG Rising (UVSEL = 0b, Default)	90	93	96	%				
PG Threshold (Low Level)	VB4_PGL_R_1b	VOUT_B4 rises from 0V to PG Rising (UVSEL = 1b)	82	85	88	%				
	VB4_PGL_HYS	VOUT_B4 falls from VID to PG Falling		3		%				
PG Threshold (High	VB4_PGH_F	VOUT_B4 rises from VID to PG Falling	107	110	113	%				
Level)	VB4_PGH_HYS	VOUT_B4 falls from VID to PG Rising		3		%				
Switching Frequency	fsw_B4	B4_FREQ_Bits = 101b	1.8	2	2.2	MHz				
		B4_SST_SEL_Bits = 00b		125	200	μS				
Coft Ctout Times	to	B4_SST_SEL_Bits = 01b (Default)		250	400	μS				
Soft-Start Time	tB4_Soft_Start	B4_SST_SEL_Bits = 10b		500	800	μS				
		B4_SST_SEL_Bits = 11b		750	1200	μS				
		Valley Current, B3_IL_MAX[7:6] = 00b	1.5	2		Α				
Command Limit	la co	Valley Current, B3_IL_MAX[7:6] = 01b	2.5	3		Α				
Current Limit	IB4_CL	Valley Current, B3_IL_MAX[7:6] = 10b	3.5	4		Α				
		Valley Current, B3_IL_MAX[7:6] = 11b	4.5	5		Α				



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
PMOS On- Resistance	RDS(ON)_B4_P	PVIN = 3.3V		70		mΩ
NMOS On- Resistance	RDS(ON)_B4_N	PVIN = 3.3V		40		mΩ
Output Discharge Resistance	RDISCH_B4			9.4	ŀ	Ω
Efficiency	EffB3	PVIN = 3.3V, FB_B4 = 1.2V, IOUT = 10mA, LPM	85			%
Emolericy	EIIB3	PVIN = 3.3V, FB_B4 = 1.2V, IOUT = 1A	85		-1	%
B4_LDO Mode						
Output Voltage Range	VB4_LDO_VOUT	GPIO4 = High-Z	0.9	1.8	2.0	V
Output voltage range	VB4_LDO_Per_Step	B4_LDO Programmable Step		10	1	mV
Standby Current	IStandby_B4_LDO	Enabled, No Load, Low Power Mode		15	1	μА
		Enabled, No Load		31		μΑ
Output voltage	VB4_LDO_Error	AVIN > B4_LDO + 0.4V @ Normal, VNOM = 1.8V (25°C)	-1		1	%
Accuracy		AVIN > B4_LDO + 0.4V@ Normal, VNOM = 1.8V (-40~125°C)	-1.5		1.5	%
Line Regulation (GBD) (Note 5)		AVIN = 2.7V to 3.3V, B4_LDO Load 5mA @ Normal, VNOM = 1.8V		0.5		%/V
Load Regulation (GBD)		AVIN > B4_LDO + 0.4V, Load = 1mA to 390mA @ Normal VNOM = 1.8V		0.5		%/A
Transient Load Regulation (GBD)	VB4_LDO_TLR_Err	AVIN > B4_LDO + 0.4V VNOM = 1.8V, C _{OUT} = 2.2μF 1. Load= 5mA to 50mA @ 0.2A/μs 2. Load= 50mA to 100mA @ 0.2A/μs	-3.5		+3.5	%
	VB4_LDO_PGL_R_0b	VOUT_B4_LDO rises from 0V to PG Rising (UVSEL = 0b, Default)	90	93	96	%
PG Threshold (Low Level)	VB4_LDO_PGL_R_1b	VOUT_B4_LDO rises from 0V to PG Rising (UVSEL = 1b)	82	85	88	%
	VB4_LDO_PGL_HYS	VOUT_B4_LDO falls from VID to PG Falling		3		%
PG Threshold (High	VB4_LDO_PGH_F	VOUT_B4_LDO rises from VID to PG Falling	107	110	113	%
Level)	VB4_LDO_PGH_HYS	VOUT_B4_LDO falls from VID to PG Rising		3		%
Soft-Start Time	tpa i po con const	B4_LDO = 10% to 90% of VNOM, SS_SEL = 0		250		μs
Cont-Clart Tillle	tB4_LDO_Soft_Start	B4_LDO = 10% to 90% of VNOM, SS_SEL = 1		500		μS
	•			•		



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Dropout Voltage	Vot too poor	AVIN = 2.7V, B4_LDO = 2.6V, Load = 200mA @ Normal			200	mV
Dropout Voltage	VB4_LDO_DROP	AVIN = 2.7V, B4_LDO = 2.5V, Load = 400mA @ Normal			400	mV
Discharge Resistance	RDISCH_B4_LDO			9.4	ŀ	Ω
Overcurrent Limit		AVIN > B4_LDO + 0.4V @ Normal, LDO_B4_LIM = 0b.	300	400		mA
Overcurrent Limit	B4_LOD_CL	AVIN > B4_LDO + 0.4V @ Normal, LDO_B4_LIM = 1b.	400	500		mA
PG/OV Deglitch Time (GBD)	tB4_LDO_PG/OV_ DEG			20		μs
LDO1						
Output Voltage Range	VLDO1_VOUT	LDO1 VID Range	1		2.7	V
Output Voltage Programmable Step	VLDO1_Per_Step	LDO1 Programmable Step		50		mV
Standby Current	IStandby_LDO1	Enabled, No Load, Low Power Mode		15	1	μА
		Enabled, No Load		31		μΑ
Output voltage	V-20-5	AVIN = VIN_LDO1 > LDO1 + 0.4V @ Normal, VNOM = 2.5V (25°C)	-1		1	%
Accuracy	VLDO1_Error	AVIN = VIN_LDO1 > LDO1 + 0.4V@ Normal, VNOM = 2.5V (-40~125°C)	-1.5		1.5	%
Line Regulation (GBD)		AVIN = VIN_LDO1 = 2.7V to 3.3V, LDO1 Load 5mA @ Normal, VNOM = 2.5V.		0.5		%/V
Load Regulation (GBD)		AVIN = VIN_LDO1 > LDO1 + 0.4V, LDO1 Load = 1mA to 390mA @ Normal, VNOM = 2.5V.		0.5		%/A
Transient Load Regulation (GBD)	VLDO1_TLR_Err	AVIN = VIN_LDO1 > LDO1 + 0.4V, VNOM = 2.5V, C _{OUT} = 2.2μF 1. Load= 5mA to 50mA @ 0.2A/μs 2. Load= 50mA to 100mA @ 0.2A/μs	-3.5		+3.5	%
PG Threshold (Low	VLDO1_PGL_R	V _{LDO1} rises from 0V to PG Rising	81	84	88	%
Level)	VLDO1_PGL_HYS	VLDO1 falls from VID to PG Falling		4		%
PG Threshold (High	VLDO1_PGH_F	VLDO1 rises from VID to PG Falling	111	114	118	%
Level)	VLDO1_PGH_HYS	VLDO1 falls from OV to PG Rising		8		%



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Soft Start Time	ti por o 6 o	LDO1 = 10% to 90% of VNOM, SS_SEL = 0 (Fuse SEL)		180		μS
Soft-Start Time	tLDO1_Soft_Start	LDO1 = 10% to 90% of VNOM, SS_SEL = 1 (Fuse SEL)		360		μs
Dropout Voltage	VLDO1 DROP	AVIN = VIN_LDO1 = 2.7V, LDO1 = 2.6V, Load = 200mA @ Normal	1		200	mV
Diopout voltage	VLDO1_DROP	AVIN = VIN_LDO1 = 2.7V, LDO1 = 2.5V, Load = 400mA @ Normal	1		400	mV
Discharge Resistance	RDISCH_LDO1	Discharged Path Enabled When LDO1 Disabled.	I	20	1	Ω
Oversymmet Limit		AVIN = VIN_LDO1 > LDO1 + 0.4V @ Normal, LDO1_LIM = 0b (Fuse SEL).	300	400		mA
Overcurrent Limit	ILOD1_CL	AVIN = VIN_LDO1 > LDO1 + 0.4V @ Normal, LDO1_LIM = 1b (Fuse SEL)	400	500		mA
LDO1_LSW Mode (Load Switch)					
Operating Voltage	VLDO1_SW_VIN	NLSW Mode	0.4		AVIN -1	V
Range		PLSW Mode		AVIN		V
Load Switch On-	RLDO1_NSW_ON	NLSW Mode, AVIN = 3.3V, VIN_LDO1 = 0.4V, Load = 100mA		50		mΩ
Resistance	RLDO1_PSW_ON	PLSW Mode, VIN_LDO1 = 3.3V, Load = 100mA		200		mΩ
		NLSW Mode, Enabled, No Load, LPM		10		μА
Load Switch Standby Current	IStandby_LDO1_SW	NLSW Mode, Enabled, No Load.		22		μΑ
		PLSW Mode, Enabled, No Load		12		μΑ
Coff Chart Time	4	NLSW Mode, VIN_LDO1 = 0.8V, LDO1_LSW = 10% to 90%		200		μs
Soft-Start Time	tLDO1_SW_Soft_Start	PLSW Mode, Enable Soft-Start Current Limit		n/a		μS
		NLSW Mode, LDO1_LIM = 0b (Fuse SEL)	0.45	0.6		Α
Output Current	li pos sivi os	NLSW Mode, LDO1_LIM = 1b (Fuse SEL)	0.9	1.2		А
Limit	ILDO1_SW_OC	PLSW Mode, LDO1_LIM = 0b (Fuse SEL)	0.3	0.4		А
		PLSW Mode, LDO1_LIM = 1b (Fuse SEL)	0.4	0.5		Α
OV Protection Threshold	VLDO1_SW_OV			3.8	-	V



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit		
OV Deglitch Time	tLDO1_SW_DEG			20		μS		
LDO2								
Output Voltage Range	VLDO2_VOUT	LDO2 VID Range	1		2.7	V		
Output Voltage Programmable Step	VLDO2_Per_Step	LDO1 Programmable Step	1	50		mV		
Standby Current	IStandby_LDO2	Enabled, No Load, Low Power Mode		15		μА		
,	7	Enabled, No Load		31		μΑ		
Output voltage	VIDO2 Fran	AVIN > LDO2 + 0.4V @ Normal, VNOM = 1.8V (25°C)	-1		1	%		
Accuracy	VLDO2_Error	AVIN > LDO2 + 0.4V@ Normal, VNOM = 1.8V (-40 to125°C)	-1.5		1.5	%		
Line Regulation (GBD)		AVIN = 2.7V to 3.3V, LDO2 = 5mA @ Normal, VNOM = 1.8V.		0.5		%/V		
Load Regulation (GBD)		AVIN = LDO2 + 0.4V, LDO2 = 1mA to 390mA @ Normal, VNOM = 1.8V.		0.5		%/A		
Transient Load Regulation (GBD)	VLDO2_TLR_Err	AVIN > LDO2 + 0.4V, VNOM = 1.8V, C _{OUT} = 2.2μF 1. Load= 5mA to 50mA @ 0.2A/μs 2. Load= 50mA to 100mA @ 0.2A/μs	-3.5		+3.5	%		
PG Threshold (Low	VLDO2_PGL_R	V _{LDO2} rises from 0V to PG Rising	81	84	88	%		
Level)	VLDO2_PGL_HYS	VLDO2 falls from VID to PG Falling		4		%		
PG Threshold (High	VLDO2_PGH_F	V _{LDO2} rises from VID to PG Falling	111	114	118	%		
Level)	VLDO2_PGH_HYS	V _{LDO2} falls from OV to PG Rising		8		%		
Coff Chart Times	t. = 0.0 0 % ov	LDO2 = 10% to 90% of VNOM, SS_SEL = 0 (Fuse SEL)		180		μs		
Soft-Start Time	tLDO2_Soft_Start	LDO2 = 10% to 90% of VNOM, SS_SEL = 1 (Fuse SEL)	1	360		μS		
D		AVIN = 2.7V, LDO1 = 2.6V, Load = 200mA @ Normal			200	mV		
Dropout Voltage	VLDO1_DROP	AVIN = 2.7V, LDO1 = 2.5V, Load = 400mA @ Normal			400	mV		
Discharge Resistance	RDISCH_LDO2			20		Ω		
Overcurrent Limit	li opo ci	AVIN > LDO2 + 0.4V @ Normal, LDO2_LIM = 0b. (Fuse SEL)	300	400		mA		
Overcurrent Limit	ILOD2_CL	AVIN > LDO2 + 0.4V @ Normal, LDO2_LIM = 1b. (Fuse SEL)	400	500		mA		

Copyright © 2023 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
LDO2_LSW Mode (LDO2_LSW Mode (Load Switch)						
Operating Voltage Range	VLDO2_SW_VIN			AVIN		V	
PMOS On- Resistance	RLDO1_NSW_ON			200		mΩ	
Load Switch Standby Current	IStandby_LDO2_SW	PLSW Mode, Enabled, No Load		12		μА	
Soft-Start Time	tLDO2_SW_Soft_Start	PLSW Mode, Enable Soft-Start Current Limit		n/a		μs	
Output Current	li pas au as	LDO2_LIM = 0b	0.3	0.4		Α	
Limit	ILDO2_SW_OC	LDO2_LIM = 1b	0.4	0.5		Α	
OV Protection Threshold	VLDO2_SW_OV			3.8		V	
OV Deglitch Time	tLDO2_SW_DEG			20		μS	
Digital I/O							
GPIOs Output Low (Open Drain)	VGPIOx_L				0.55	V	
GPIO1/5/6/7/8 Input High	VGPIO1_5-8_VIN_H		1.1			V	
GPIO1/5/6/7/8 Input Low	VGPIO1_508_VIN_L				0.55	V	
GPIO2/3/4 Input High	VGPIO2-4_VIN_H		2.3			V	
GPIO2/3/4 Input High-Z	VGPIO2-4_VIN_Hz			1.35		V	
GPIO2/3/4 Input Low	VGPIO2-4_VIN_L				0.55	V	
I ² C for Fast Mode							
SDA, SCL Input Voltage High			1.2			V	
SDA, SCL Input Voltage Low					0.4	V	
SCL Clock Rate	fscL				400	kHz	
Hold Time for a Repeated START Condition	thd;sta	After this period, the first clock pulse is generated.	0.6		1	μS	
Low Period of the SCL Clock	tLOW		1.3			μS	
High Period of the SCL Clock	thigh		0.6			μS	

RT5142


RICHTEK

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Set Up Time For a Repeated START Condition	tsu;sta		0.6			μS
Data Hold Time	thd;dat		0	-	0.9	μS
Data Set Up Time	tsu;dat		100	-		ns
Set Up Time for STOP Condition	tsu;sto		0.6			μS
Bus Free Time between a STOP and a START Condition	tBUF		1.3	1	1	μS
Rising Time of Both SDA/SCL Signals	t _R		20	-	300	ns
Falling Time of Both SDA/SCL Signals	tF		20		300	ns
SDA Output Low Sink Current	loL	SDA voltage = 0.4V	2			mA

- **Note 1.** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- **Note 2.** θ_{JA} is measured under natural convection (still air) at $T_A = 25^{\circ}$ C with the component mounted on a high effective-thermal-conductivity four-layer test board on a JEDEC 51-7 thermal measurement standard.
- Note 3. Devices are ESD sensitive. Handling precautions are recommended.
- **Note 4.** The device is not guaranteed to function outside its operating conditions.
- Note 5. Guaranteed by design.




Typical Application Circuit





Note: *: If GPIOx is set to High-Z, 100k should be removed.





Typical Operating Characteristics
















Copyright © 2023 Richtek Technology Corporation. All rights reserved.


RICHTEK


is a registered trademark of Richtek Technology Corporation.








































Power Up Sequence for GPIO3 = H




Power Off Sequence




PS3.5 Power Off Sequence




PS3.5 Power Up Sequence




PS4.0 Power Off Sequence for GPIO3 = Hz




PS4.0 Power Up Sequence for GPIO3 = Hz




PS4.0 Power Off Sequence for GPIO3 = L




PS4.0 Power Up Sequence for GPIO3 = L



PS4.0 Power Off Sequence for GPIO3 = H



PS4.0 Power Up Sequence for GPIO3 = H





Functional Register Table

Table 6. RT5142 Register Summary

Name	Туре	Efuse	Register Default	Register Address
TOP_STATUS_REG	RO		0x00	0x00
RAIL_FLAG_REG0	RO		0x00	0x01
RAIL_FLAG_REG1	RO		0x00	0x02
RAIL_STATUS_REG	RO		0x00	0x03
RAIL_FALG_REG2	RO		0x00	0x04
GPIO1_REG	RW	Bits[7:0]	0x04	0x05
GPIO2_REG	RW	Bits[6:3]	0x40	0x06
GPIO3_REG	RW	Bits[6:3]	0x40	0x07
GPIO4_REG	RW	Bits[6:3]	0x40	0x08
GPIO5_REG	RW	Bits[6:3]	0x40	0x09
GPIO6_REG	RW	Bits[6:3]	0x40	0x0A
GPIO7_REG	RW	Bits[6:3]	0x40	0x0B
GPIO8_REG	RW	Bits[6:3]	0x40	0x0C
GPIO3_DELAY_REG0	RW	Bits[7:0]	0x00	0x0D
GPIO3_DELAY_REG1	RW	Bits[7:0]	0x00	0x0E
WARN_VTH_REG0	RW		0x00	0x0F
WARN_VTH_REG1	RW		0x00	0x10
nRESET_MASK_REG	RW		0x00	0x11
nIRQ_CLEAR_REG	W1C*1		0x00	0x12
nIRQ_MASK_REG	RW		0x00	0x13
EXT_EN1_TIME	RW	Bits[7:0]	0x07	0x14
EXT_EN2_TIME	RW	Bits[7:0]	0x07	0x15
EXT_EN_PG_1	RW		0xC0	0x16
EXT_EN_PG_2	RW		0xC0	0x17
EXT_EN_DELAY	RW		0x00	0x18
SST_REG0	RW	Bits[7:0]	0x55	0x19
SST_REG1	RW	Bits[7:0]	0x00	0x1A
B1_CFG_REG	RW	Bits[3:1]	0x6A	0x1B
B1_SEL_REG	RW	Bits[7:2]	0x00	0x1C
B2_CFG_REG	RW		0x6A	0x1D
B2_SEL_REG	RW	Bits[7:1]	0x00	0x1E
B3_CFG_REG	RW	Bits[3:1]	0x6A	0x1F
B3_SEL_REG	RW	Bits[7:1]	0x00	0x20
B3_DVS_SEL_REG	RW	Bits[7:1]	0x00	0x21
B4_CFG_REG	RW		0x6A	0x22

RT5142

K	С	7 .	

Name	Туре	Efuse	Register Default	Register Address
B4_SEL_REG	RW	Bits[7:1]	0x00	0x23
LDO1_SEL_REG	RW	Bits[7:2]	0x00	0x24
LDO2_SEL_REG	RW	Bits[7:2]	0x40	0x25
DCDCCTRL_REG0	RW		0x00	0x26
SLEEP_REG0	RW	Bits[7:2]	0x3C	0x27
SLEEP_REG1	RW	Bits[7:2]	0x3C	0x28
DCDCCRTL_REG1	RW		0x00	0x29
DISCHARGE_REG	RW		0xFC	0x2A
DCDCCTRL_REG2	RW		0x00	0x2B
B1_TIME_REG0	RW		0x00	0x2C
B1_TIME_REG1	RW	Bits[4:0]	0x00	0x2D
B2_TIME_REG0	RW		0x00	0x2E
B2_TIME_REG1	RW	Bits[4:0]	0x60	0x2F
B3_TIME_REG0	RW		0x00	0x30
B3_TIME_REG1	RW	Bits[4:0]	0x00	0x31
B4_TIME_REG0	RW		0x00	0x32
B4_TIME_REG1	RW	Bits[4:0]	0x60	0x33
MANUFACTURER_ID_REG	RO	Bits[7:0]		0x34
LDO1_TIME_REG0	RW		0x00	0x35
LDO1_TIME_REG1	RW	Bits[4:0]	0x00	0x36
LDO2_TIME_REG0	RW		0x00	0x37
LDO2_TIME_REG1	RW	Bits[4:0]	0x00	0x38
PWRDIS_REG	RW	Bits[2:0]	0x00	0x39
PRODUCT_ID_REG	RO			0x3A
REVISION_NUMBER_REG	RO			0x3B
TOP_CTRL_REG	RW*2	Bit[4]	0x70	0x3C
B3_REAL_SEL_REG	RO		0x00	0x3D
RELOAD_EFUSE_REG	RW*2		0x00	0x3E
MODE_FLAG_REG	R		0x00	0xF0
PASSWORD_REG	RW		0x00	0xF1

Note: *1: W1C means that "write 1b to clear the bit".

^{*2:} The register read/write only in the hidden mode.



Registers Configuration

The following is a summary of registers. Please see below register tables for the detailed description of their functions. Some of the registers are volatile registers. Volatile registers are accessible through I²C slave bus and are not valid while AVIN is under UVLO. Some of the registers will re-load its register values from the values fixed by the efuses. Table 6 shows which value of the register function can be adjusted by the factory.

Table 7. TOP_STATUS_REG

Address: 0x00 Description: To	Address: 0x00 Description: Top status bit to indicate VIN and PMIC PG or PBAD.							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	VSYSMON	VSYSWARN	POK_OV	VIN_OV	OT_WARN	OT_PMIC	nRESET	IRQ
Read/Write	R	R	R	R	R	R	R	R
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description
7	VSYSMON	Real Time bit. Indicates VIN > VSYSMON
6	VSYSWARN	Real Time bit. Indicates VIN > VSYSWARN
5	POK_OV	Real Time bit. Indicates VIN > POK_OV
4	VIN_OV	Real Time bit. Indicates VIN OV
3	OT_WARN	Real Time bit. Indicates OT_WARN on PMIC
2	OT_PMIC	Real Time bit. Indicates PMIC OT
1	nRESET	Real Time bit. Indicates nRESET = 1
0	IRQ	Real Time bit. Indicates IRQ = 1. (nIRQ = 0)



Table 8. RAIL_FLAG_REG0

Address: 0x01 Description: Th	nis register b	it is used to	record the U	VP event triç	ggered once.			
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	B1_UV	B2_UV	B3_UV	B4_UV	LDO1_UV	LDO2_UV	Rese	erved
Read/Write	R	R	R	R	R	R	R	R
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description
7	B1_UV	Rails' flag bit. Indicates UV on B1 once. Reading this bit will reset this bit to 0b.
6	B2_UV	Rails' flag bit. Indicates UV on B2 once. Reading this bit will reset this bit to 0b.
5	B3_UV	Rails' flag bit. Indicates UV on B3 once. Reading this bit will reset this bit to 0b.
4	B4_UV	Rails' flag bit. Indicates UV on B4 once. Reading this bit will reset this bit to 0b.
3	LDO1_UV	Rails' flag bit. Indicates UV on LDO1 once. Reading this bit will reset this bit to 0b.
2	LDO2_UV	Rails' flag bit. Indicates UV on LDO2 once. Reading this bit will reset this bit to 0b.

Table 9. RAIL_FLAG_REG1

Address: 0x02 Description: Th	Address: 0x02 Description: This register bit is used to record the OVP event triggered once.							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	B1_OV	B2_OV	B3_OV	B4_OV	LDO1_OV	LDO2_OV	Rese	erved
Read/Write	R	R	R	R	R	R	R	R
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description
7	B1_OV	Rails' flag bit. Indicates OV on B1 once. Reading this bit will reset this bit to 0b.
6	B2_OV	Rails' flag bit. Indicates OV on B2 once. Reading this bit will reset this bit to 0b.
5	B3_OV	Rails' flag bit. Indicates OV on B3 once. Reading this bit will reset this bit to 0b.
4	B4_OV	Rails' flag bit. Indicates OV on B4 once. Reading this bit will reset this bit to 0b.
3	LDO1_OV	Rails' flag bit. Indicates OV on LDO1 once. Reading this bit will reset this bit to 0b.
2	LDO2_OV	Rails' flag bit. Indicates OV on LDO2 once. Reading this bit will reset this bit to 0b.

Copyright © 2023 Richtek Technology Corporation. All rights reserved.



Table 10. RAIL_STATUS_REG

Address: 0x03 Description: The rail's status bit to indicate output POK.								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	B1_POK	B2_POK	B3_POK	B4_POK	LDO1_POK	LDO2_POK	Rese	erved
Read/Write	R	R	R	R	R	R	R	R
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description
7	B1_POK	Real time for rail's flag bit. Indicates POK on B1
6	B2_POK	Real time for rail's flag bit. Indicates POK on B2
5	B3_POK	Real time for rail's flag bit. Indicates POK on B3
4	B4_POK	Real time for rail's flag bit. Indicates POK on B4
3	LDO1_POK	Real time for rail's flag bit. Indicates POK on LDO1
2	LDO2_POK	Real time for rail's flag bit. Indicates POK on LDO2

Table 11. RAIL_FLAG_REG2

Address: 0x04 Description: The	Address: 0x04 Description: This register bit is used to record the ILIM event triggered once.							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	B1_ILIM	B2_ILIM	B3_ILIM	B4_ILIM	LDO1_ILIM	LDO2_ILIM	Rese	erved
Read/Write	R	R	R	R	R	R	R	R
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description
7	B1_ILIM	Rails' flag bit. Indicates ILIM on B1 once. Reading this bit will reset this bit to 0b.
6	B2_ILIM	Rails' flag bit. Indicates ILIM on B2 once. Reading this bit will reset this bit to 0b.
5	B3_ILIM	Rails' flag bit. Indicates ILIM on B3 once. Reading this bit will reset this bit to 0b.
4	B4_ILIM	Rails' flag bit. Indicates ILIM on B4 once. Reading this bit will reset this bit to 0b.
3	LDO1_ILIM	Rails' flag bit. Indicates ILIM on LDO1 once. Reading this bit will reset this bit to 0b.
2	LDO2_ILIM	Rails' flag bit. Indicates ILIM on LDO2 once. Reading this bit will reset this bit to 0b.

Table 12. GPIO1(POR)_REG

Address: 0x05 Description: GPIO1 configuration.								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	Reserved				nRST_DELAY_TIME			
Read/Write	R	R	R	R	R	RW	RW	RW
Default Value	0	0	0	0	0	1	0	0

Bits	Name	Description		
2:0	nRST _DELAY_TIME	The timing from the POK signal of B3 rail in the power up sequence to nRESET signal. 000b = delay 0.5ms. 001b = delay 1ms. 010b = delay 2ms. 011b = delay 4ms. 100b = delay 8ms. 101b = delay 16ms. 110b = delay 32ms. 111b = delay 64ms.		

Copyright © 2023 Richtek Technology Corporation. All rights reserved.



Table 13. GPIO2_REG

Address: 0x06 Description: GPIO2 configuration.								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	GPIO2_F UNC_EN	GPIO2_FUNC_SEL			Reserved	GPIO2_GENERAL_C TRL		
Read/Write	RW	RW	RW	RW	RW	R	RW	RW
Default Value	0	1	0	0	0	0	0	0

Bits	Name	Description				
7	GPIO2_FUNC_EN	GPIO2 has an initial function before nRESET=1. This bit can disable the function of "GPIO2_FUNC_SEL" after nRESET=1. 0b: disable 1b: enable				
6:3	GPIO2_FUNC_SEL	0000b = General IO1 (as EXT_EN1_O output) 0001b = General IO2 (as EXT_EN2_O output) 0010b = nIRQ (output) 0011b = Sleep Mode (input) 0100b = Deeper Sleep Mode (input) 0101b = B1/B2 enable/disable (input) 0110b = PWRDIS (input) 0111b = EXT_EN1_I (input)/ no use for GPIO2/3/4 1000b = EXT_EN2_I (input)/ no use for GPIO2/3/4				
1:0	GPIO2_GENERAL_CTRL	If the function selection is as "General IO1/2", these bits control the voltage level of the General IO1/2. If GPIO2/3/4 is as EXT_EN1/2_O, the EXT_EN1/2_O function only can enabled after nRESET = 1.* 00b = low level 01b = high level				

NOTE: *: GPIO2/3/4/6 are used to control the VSELx of the rails before nRESET = 1. Please send out EXT_EN1/2_O signal after nRESET = 1 manually, if set GPIO2/3/4/6 as the EXT_EN1/2_O function.



Table 14. GPIO3_REG

	Address: 0x07 Description: GPIO3 configuration.							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	GPIO3_F UNC_EN		GPIO3_FUNC_SEL				_	NERAL_C
Read/Write	RW	RW	RW	RW	RW	R	RW	RW
Default Value	0	1	0	0	0	0	0	0

Bits	Name	Description
7	GPIO3_FUNC_EN	GPIO3 has an initial function before nRESET=1. This bit can disable the function of "GPIO3_FUNC_SEL" after nRESET=1. 0b: disable 1b: enable
6:3	GPIO3_FUNC_SEL	0000b = General IO1 (as EXT_EN1_O output) 0001b = General IO2 (as EXT_EN2_O output) 0010b = nIRQ (output) 0011b = Sleep Mode (input) 0100b = Deeper Sleep Mode (input) 0101b = B1/B2 enable/disable (input) 0110b = PWRDIS (input) 0111b = EXT_EN1_I (input)/ no use for GPIO2/3/4 1000b = EXT_EN2_I (input)/ no use for GPIO2/3/4
1:0	GPIO3_GENERAL_CTRL	If the function selection is as "General IO1/2", these bits can control the voltage level of the General IO1/2. If GPIO2/3/4/6 is as EXT_EN1/2_O, the EXT_EN1/2_O function only can be enabled after nRESET = 1. 00b = low level 01b = high level

Copyright © 2023 Richtek Technology Corporation. All rights reserved.



Table 15. GPIO4_REG

Address: 0x08 Description: GPIO4 configuration.								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	GPIO4_F UNC_EN		GPIO4_FUNC_SEL				GPIO4_GE	_
Read/Write	RW	RW	RW RW RW R RW				RW	RW
Default Value	0	1	0	0	0	0	0	0

Bits	Name	Description
7	GPIO4_FUNC_EN	GPIO4 has an initial function before nRESET=1. This bit can disable the function of "GPIO4_FUNC_SEL" after nRESET=1. 0b: disable 1b: enable
6:3	GPIO4_FUNC_SEL	0000b = General IO1 (as EXT_EN1_O output) 0001b = General IO2 (as EXT_EN2_O output) 0010b = nIRQ (output) 0011b = Sleep Mode (input) 0100b = Deeper Sleep Mode (input) 0101b = B1/B2 enable/disable (input) 0110b = PWRDIS (input) 0111b = EXT_EN1_I (input)/ no use for GPIO2/3/4 1000b = EXT_EN2_I (input)/ no use for GPIO2/3/4
1:0	GPIO4_GENERAL_CTRL	If the function selection is as "General IO1/2", these bits can control the voltage level of the General IO1/2. If GPIO2/3/4/6 is as EXT_EN1/2_O, the EXT_EN1/2_O function only can be enabled after nRESET = 1. 00b = low level 01b = high level



Table 16. GPIO5_REG

	Address: 0x09 Description: GPIO5 configuration.							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	Reserved		GPIO5_FUNC_SEL				GPIO5_GE TF	_
Read/Write	R	RW	RW RW RW			R	RW	RW
Default Value	0	1	0	0	0	0	0	0

Bits	Name	Description
6:3	GPIO5_FUNC_SEL	0000b = General IO1 (as EXT_EN1_O output) 0001b = General IO2 (as EXT_EN2_O output) 0010b = nIRQ (output) 0011b = Sleep Mode (input) 0100b = Deeper Sleep Mode (input) 0101b = B1/B2 enable/disable (input) 0110b = PWRDIS (input) 0111b = EXT_EN1_I (input)/ no use for GPIO2/3/4 1000b = EXT_EN2_I (input)/ no use for GPIO2/3/4
1:0	GPIO5_GENERAL_CTRL	If the function selection is as "General GPIO1/2", these bits can control the voltage level of the General GPIO1/2. 00b = low level 01b = high level

Copyright © 2023 Richtek Technology Corporation. All rights reserved.

39



Table 17. GPIO6_REG

Address: 0x0A Description: GPIO6 configuration.								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	GPIO6_F UNC_EN		GPIO6_FUNC_SEL				GPIO6_GE	_
Read/Write	RW	RW	RW RW RW			R	RW	RW
Default Value	0	1	0	0	0	0	0	0

Bits	Name	Description
7	GPIO6_FUNC_EN	GPIO6 has an initial function before nRESET=1. This bit can disable the function of "GPIO6_FUNC_SEL" after nRESET=1. 0b: disable 1b: enable
6:3	GPIO6_FUNC_SEL	0000b = General IO1 (as EXT_EN1_O output) 0001b = General IO2 (as EXT_EN2_O output) 0010b = nIRQ (output) 0011b = Sleep Mode (input) 0100b = Deeper Sleep Mode (input) 0101b = B1/B2 enable/disable (input) 0110b = PWRDIS (input) 0111b = EXT_EN1_I (input)/ no use for GPIO2/3/4 1000b = EXT_EN2_I (input)/ no use for GPIO2/3/4
1:0	GPIO6_GENERAL_CTRL	If the function selection is as "General IO1/2", these bits can control the voltage level of the General IO1/2. If GPIO2/3/4/6 is as EXT_EN1/2_O, the EXT_EN1/2_O function only can be enabled after nRESET = 1. 00b = low level 01b = high level



Table 18. GPIO7_REG

Address: 0x0B Description: GPIO7 configuration.								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	Reserved		GPIO7_FUNC_SEL				GPIO7_GE	_
Read/Write	R	RW	RW RW RW R RW					RW
Default Value	0	1	0	0	0	0	0	0

Bits	Name	Description
6:3	GPIO7_FUNC_SEL	0000b = General IO1 (as EXT_EN1_O output) 0001b = General IO2 (as EXT_EN2_O output) 0010b = nIRQ (output) 0011b = Sleep Mode (input) 0100b = Deeper Sleep Mode (input) 0101b = B1/B2 enable/disable (input) 0110b = PWRDIS (input) 0111b = EXT_EN1_I (input)/ no use for GPIO2/3/4 1000b = EXT_EN2_I (input)/ no use for GPIO2/3/4
1:0	GPIO7_GENERAL_CTRL	If the function selection is as "General GPIO1/2", these bits can control the voltage level of the General GPIO1/2. 00b = low level 01b = high level

Table 19. GPIO8_REG

Address: 0x0C Description: GPIO8 configuration.								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	Reserved		GPIO8_FUNC_SEL				GPIO8_GE	_
Read/Write	R	RW	RW	RW	RW	R	RW	RW
Default Value	0	1	0	0	0	0	0	0

Bits	Name	Description
6:3	GPIO8_FUNC_SEL	0000b = General IO1 (as EXT_EN1_O output) 0001b = General IO2 (as EXT_EN2_O output) 0010b = nIRQ (output) 0011b = Sleep Mode (input) 0100b = Deeper Sleep Mode (input) 0101b = B1/B2 enable/disable (input) 0110b = PWRDIS (input) 0111b = EXT_EN1_I (input)/ no use for GPIO2/3/4 1000b = EXT_EN2_I (input)/ no use for GPIO2/3/4
1:0	GPIO8_GENERAL_CTRL	If the function selection is as "General GPIO1/2", these bits can control the voltage level of the General GPIO1/2. 00b = low level 01b = high level

Copyright © 2023 Richtek Technology Corporation. All rights reserved.
RICHTEK is a registered trademark of Richtek Technology Corporation.

DS5142-00 April 2023 www.richtek.com



Table 20. GPIO3_Delay_REG0

Address: 0x0D Description: B4		enable dela	y time selec	tion during th	ne power up	sequence.		
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		B4_DELAY_SEL LDO1_DELAY_SEL_H						
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description
7:2	B4_DELAY_SEL	Offset = 0ms Step = 0.25ms
1:0	LDO1_DELAY_SEL_H	LDO1_DELAY_SEL_H bits and LDO1_DELAY_SEL_L bits are combined to 4 bits. Offset = 0ms Step = 0.25ms

Table 21. GPIO3_Delay_REG1

Address: 0x0E Description: LDO1 and LDO2 enable time selection during the power up sequence.								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	LDO1_DELAY_SEL_L			LDO2_DELAY_SEL				
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description
7:6	LDO1_DELAY_SEL_L	LDO1_DELAY_SEL_H bits and LDO1_DELAY_SEL_L bits are combined to 4 bits. Offset = 0ms Step = 0.25ms
5:0	LDO2_DELAY_SEL	Offset = 0ms Step = 0.25ms



Table 22. WARN_REG0

	Address: 0x0F Description: SYSWARN and SYSMON Vth configuration.								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name		SYSWARN_SEL				SYSMON_SEL			
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW	
Default Value	0	0	0	0	0	0	0	0	

Bits	Name	Description	
7:4	SYSWARN_SEL	Vth of the SYSWARN selection: Offset = 2775mV Step = 25mV Max = 3150mV	
3:0	SYSMON_SEL	Vth of the SYSMON selection Offset = 2725mV Step = 25mV Max = 3100mV	

Table 23. WARN_REG1

	Address: 0x10 Description: POK_OV Vth configuration.							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	POK_OV_SEL		Reserved					
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description
7	POK_OV_SEL	Vth of POK_OV warning signal selection: 0b = 3.5V 1b = 3.8V

DS5142-00 April 2023 www.richtek.com



Table 24. nRESET_MASK _REG

Address: 0x11 **Description:** Mask the protection function which will make nRESET signal active

Description. Mask the protection function which will make the Delta signal active.								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	B1_PBA D_RESE T_MASK	B2_PBA D_RESE T_MASK	B3_PBA D_RESE T_MASK	B4_PBA D_RESE T_MASK	L1_PABD _RESET _MASK	L2_PBA D_RESE T_MASK	VIN_OV_ RESET_ MASK	OT_RES ET_MAS K
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description
7	B1_PBAD_RESET_MASK	
6	B2_PBAD_RESET_MASK	
5	B3_PBAD_RESET_MASK	
4	B4_PBAD_RESET_MASK	Mask the nRESET signal to react the rail's PBAD event.
3	L1_PBAD_RESET_MASK	0b = Nothing. 1b = mask the PBAD event to nRESET.
2	L2_PBAD_RESET_MASK	
1	VIN_OV_RESET_MASK	
0	OT_RESET_MASK	



Table 25. nIRQ_CLEAR_REG

	Address: 0x12 Description: Write 1b to clear the interrupt flag of the exception bit.							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	VIN_UN DER_SY SMON_ CLR	VIN_UN DER_SY SWARN_ CLR	VIN_OVE R_POK_ OV_CLR	VIN_OV_ CLR	OT_WAR N_CLR	OUTPUT _OVUV_ CLR	Rese	erved
Read/Write	W1C	W1C	W1C	W1C	W1C	W1C	R	R
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description
7	VIN_UNDER_SYSMON_CLR	
6	VIN_UNDER_SYSWARN_CLR	
5	VIN_OVER_POK_OV_CLR	Write 1C to the bit to clear the exception bit, if the evo
4	VIN_OV_CLR	exists.
3	OT_WARN_CLR	
2	OUTPUT_OVUV_CLR	

Table 26. nIRQ_MASK_REG

Address: 0x13 Description: Mask the interrupt flag of the exception bit but the function will still work.								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	VIN_UN DER_SY SMON_ MASK	VIN_UN DER_SY SWARN_ MASK	VIN_OVER _POK_OV _MASK	VIN_OV_ MASK	OT_WARN _MASK	OUTPUT_ OVUV_MASK	Rese	erved
Read/Write	RW	RW	RW	RW	RW	RW	R	R
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description					
7	VIN_UNDER_SYSMON_MASK						
6	VIN_UNDER_SYSWARN_MASK	Only most the interrupt flor of the execution hit and the					
5	VIN_OVER_POK_OV_MASK	Only mask the interrupt flag of the exception bit and the function will still work well.					
4	VIN_OV_MASK	0b: does not mask the interrupt flag of the event					
3	OT_WARN_MASK	1b: mask the interrupt flag of the event					
2	OUTPUT_OVUV_MASK						

Copyright © 2023 Richtek Technology Corporation. All rights reserved.

DS5142-00 April 2023



Table 27. EXT_EN1_O_TIME_SLOT_REG

Address: 0x14

Description: Configure the wake-up time slot of the external enable1 output (EXT_EN1_O) during the wake-up sequence. The EXT EN1 O will issue from low to high automatically at the setting time slot.

Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	Reserved			EXT_EN1_O_TIME_SLOT				
Read/Write	R	R	R	RW	RW	RW	RW	RW
Default Value	0	0	0	0	0	1	1	1

Bits	Name	Description
4:0	EXT_EN1_O_TIME_SLOT	EXT_EN1_O wake-up sequence w/o external controlled signal from sleep mode 0x00 = disabled 0x01 = Time Slot1 (0μs) 0x02 = Time Slot2 (250μs) 0x03 = Time Slot3 (500μs) 0x1E = Time Slot30 (7250μs) 0x1F = Time Slot31 (7500μs)

Table 28. EXT_EN2_O_TIME_SLOT_REG

Address: 0x15

Description: Configure the wake-up time slot of the external enable2 output (EXT_EN2_O) during the wake-up sequence. The EXT_EN2_O will issue from low to high automatically at the setting time slot.

Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	ne Reserved			EXT_EN2_O_TIME_SLOT				
Read/Write	R	R	R	RW	RW	RW	RW	RW
Default Value	0	0	0	0	0	1	1	1

Bits	Name	Description
4:0	EXT_EN2_O_TIME_SLOT	EXT_EN2_O wake-up sequence w/o external controlled signal from sleep mode. $0x00 = \text{disabled}$ $0x01 = \text{Time Slot1 } (0\mu\text{s})$ $0x02 = \text{Time Slot2 } (250\mu\text{s})$ $0x03 = \text{Time Slot3 } (500\mu\text{s})$ $0x1E = \text{Time Slot30 } (7250\mu\text{s})$ $0x1F = \text{Time Slot31 } (7500\mu\text{s})$



Table 29. EXT_EN1_I

	Address: 0x16 Description: Configure the input signal to trigger EXT_EN1_O.								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name		XT_EN1_O_INPUT _SEL		EXT_EN1_O_POK_SEL			EXT_EN1_I_SEL		
Read/Write	RW	RW	RW	RW	RW	RW	RW	R	
Default Value	1	1	0	0	0	0	0	0	

Bits	Name	Description
7:6	EXT_EN1_O_INPUT_SEL	EXT_EN1_O follows the below selected signal and issue the high level voltage signal with a delay time. 00b = Rails' POK 01b = EXT_EN1_I 10b = I2C Interface. (as General IO1/2) 11b = EXT_EN1_O_TIME_SLOT
5:3	EXT_EN1_POK_SEL	If bits [7:6] = 00b, EXT_EN1_O will go high after the below POK signal of the rail with a delay time. 000b = B1 001b = B2 010b = B3 011b = B4 100b = L1 101b = L2 110b = nRESET 111b = VSYSMON
2:1	EXT_EN1_I_SEL	If bit[7:6] = 01b, EXT_EN1_O will go high after the below GPIOx (as EXT_EN1_I) going high with a delay time. 000b = GPIO5 001b = GPIO6 010b = GPIO7 011b = GPIO8

Copyright © 2023 Richtek Technology Corporation. All rights reserved.

DS5142-00 April 2023 www.richtek.com



Table 30. EXT_EN2_I

	Address: 0x17 Description: Configure the input signal to trigger EXT_EN2_O.							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	EXT_EN2_ _S	_O_INPUT EL	EXT_EN2_O_POK_SEL			EXT_EN	Reserved	
Read/Write	RW	RW	RW	RW	RW	RW	RW	R
Default Value	1	1	0	0	0	0	0	0

Bits	Name	Description
7:6	EXT_EN2_O_INPUT_SEL	EXT_EN2_O follows the below selected signal and issue the high level voltage signal with a delay time. 00b = Rails' POK 01b = EXT_EN2_I 10b = I2C Interface. (as General IO1/2) 11b = EXT_EN2_O_TIME_SLOT
5:3	EXT_EN2_POK_SEL	If bits [7:6] = 00b, EXT_EN2_O will go high after the below POK signal of the rail with a delay time. 000b = B1 001b = B2 010b = B3 011b = B4 100b = L1 101b = L2 110b = nRESET 111b = VSYSMON
2:1	EXT_EN2_I_SEL	If bit[7:6] = 01b, EXT_EN2_O will go high after the below GPIOx (as EXT_EN2_I) going high with a delay time. 000b = GPIO5 001b = GPIO6 010b = GPIO7 011b = GPIO8



Table 31. EXT_ENx_O_DELAY

Address: 0x18 Description: The delay time setting for EXT_EN1 and EXT_EN2.								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		EXT_EN1_	O_DELAY		EXT_EN2_O_DELAY			
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description
7:4	EXT_EN1_O_DELAY	If the following signal is Rail's POK, EXT_EN1/2_I or Time_Slot, EXT_EN1/2_O will issue from low to high with below delay time.
3:0	EXT_EN2_O_DELAY	Offset = 0ms Step = 0.25ms

Table 32. SST_REG0

Address: 0x19 Description: Ra	ails' soft-stai	t time config	uration.					
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	B1_SS	ST_SEL	B2_SS	T_SEL	B3_SS	T_SEL	B4_SS	T_SEL
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Default Value	0	1	0	1	0	1	0	1

Bits	Name	Description
7:6	B1 SST SEL	Soft-start time for B1 00b = 125μs, 01b = 250μs, 10b = 500μs, 11b = 750μs
5:4	B2 SST SEL	Soft-start time for B2 00b = 125μs, 01b = 250μs, 10b = 500μs, 11b = 750μs
3:2	B3 SST SEL	Soft-start time for B3 00b = 125μs, 01b = 250μs, 10b = 500μs, 11b = 750μs
1:0	B4_SST_SEL	Soft-start time for B4_BUCK Mode 00b = 125μs, 01b = 250μs, 10b = 500μs, 11b = 750μs Soft-start time for B4_LDO Mode 00b = 250μs, 01b = 500μs, 10b = Reserved, 11b = Reserved.

Copyright © 2023 Richtek Technology Corporation. All rights reserved.

DS5142-00 April 2023



Table 33. SST_REG1

Address: 0x1A Description: R		t time config	uration.					
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	LDO1_S ST_SEL	LDO2_S ST_SEL			Rese	erved		
Read/Write	RW	RW	R	R	R	R	R	R
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description
7	LDO1_SST_SEL	Soft-start time for LDO1/2 Mode
6	LDO2_SST_SEL	0b = 250μs 1b = 500μs

Table 34. B1_CFG_REG

Address: 0x1B Description: C		level, soft-st	tart slew rate	e, and fsw of	B1.			
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	B1_IL	.MAX	B1_T	STEP	B1_FREQ Rese			Reserved
Read/Write	RW	RW	RW	RW	RW	RW	RW	R
Default Value	0	1	1	0	1	0	1	0

Bits	Name	Description
7:6	B1_ILMAX	00b = 4A 01b = 5A(default) 10b = 6A 11b = 7A
5:4	B1_TSTEP	00b = DVID up:20mV/μs, DVID down:5mV/μs 01b = DVID up:15mV/μs, DVID down:5mV/μs 10b = DVID up:10mV/μs, DVID down:5mV/μs(default) 11b = DVID up:5mV/μs, DVID down:5mV/μs
3:1	B1_FREQ	fsw supply state: 000b to 011b = 1MHz 100b = 1.5MHz 101b = 2MHz (default) 110b = 2.5MHz 111b = 3MHz



Table 35. B1_SEL_REG

Address: 0x1C Description: B1		ion.						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name			B1_	SEL			Rese	erved
Read/Write	RW	RW	RW	RW	RW	RW	R	R
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description	
7:2	B1_SEL	B1 VOUT supply voltage: 000000b: 1.7V 000001b: 1.72V 000010b: 1.74V 111100b:2.9V 111100b ~111111b: 2.9V	

Table 36. B2_CFG_REG

Address: 0x1D Description: C		level, soft-st	tart slew rate	e, and fsw of	B2.			
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	B2_IL	.MAX	B2_T	STEP		B2_FREQ		Reserved
Read/Write	RW	RW	RW	RW	RW	RW	RW	R
Default Value	0	1	1	0	1	0	1	0

Bits	Name	Description
7:6	B2_ILMAX	00b = 2A 01b = 3A(default) 10b = 4A 11b = 5A
5:4	B2_TSTEP	00b = DVID up:20mV/μs, DVID down:5mV/μs 01b = DVID up:15mV/μs, DVID down:5mV/μs 10b = DVID up:10mV/μs, DVID down:5mV/μs(default) 11b = DVID up:5mV/μs, DVID down:5mV/μs
3:1	B2_FREQ	fsw supply state: 000b to 011b = 1MHz 100b = 1.5MHz 101b = 2MHz (default) 110b = 2.5MHz 111b = 3MHz

Copyright © 2023 Richtek Technology Corporation. All rights reserved.



Table 37. B2_SEL_REG

Address: 0x1E Description: B2		ion.						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				B2_SEL				Reserved
Read/Write	RW	RW	RW	RW	RW	RW	RW	R
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description	
7:1	B2_SEL	B2 VOUT supply voltage: 0000000b: 0.9V 0000001b: 0.91V 0000010b: 0.92V 1101110b:2.0V 1101110b ~1111111b: 2.0V	

Table 38. B3_CFG_REG

Address: 0x1F Description: Co	onfigure OC	level, soft-st	art slew rate	e, and fsw of	B3.			
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	B3_I	LMAX	B3_TSTEP		B3_FREQ			Reserved
Read/Write	RW	RW	RW	RW	RW	RW	RW	R
Default Value	0	1	1	0	1	0	1	0

Bits	Name	Description
7:6	B3_ILMAX	00b = 4A 01b = 5A(default) 10b = 6A 11b = 7A
5:4	B3_TSTEP	00b = DVID up:20mV/μs, DVID down:5mV/μs 01b = DVID up:15mV/μs, DVID down:5mV/μs 10b = DVID up:10mV/μs, DVID down:5mV/μs(default) 11b = DVID up:5mV/μs, DVID down:5mV/μs
3:1	B3_FREQ	fsw supply state: 000b to 011b = 1MHz 100b = 1.5MHz 101b = 2MHz (default) 110b = 2.5MHz 111b = 3MHz

Table 39. B3_SEL_REG

Address: 0x20 Description: B3	3 VID selecti	ion.						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		B3_SEL						Reserved
Read/Write	RW	W RW RW RW RW RW						R
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description	
7:1	B3_SEL	B3 VOUT supply voltage: 0000000b: 0.5V 0000001b: 0.51V 0000010b: 0.52V 1010000b: 1.3V 1010000b ~1111111b: 1.3V	

Table 40. B3_DVS_SEL_REG

Address:0x21 Description: C	onfigure the	B3 voltage v	vhich will do	DVID down	to at the slee	ep mode.		
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name			Е	33_DVS_SE	L			Reserved
Read/Write	RW	RW RW RW RW RW						R
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description	
7:1	B3_DVS_SEL	B3 VOUT supply voltage at sleep mode: 0000000b: 0.5V 0000001b: 0.51V 0000010b: 0.52V	
		 1010000b: 1.3V 1010000b ~1111111b: 1.3V	

Copyright © 2023 Richtek Technology Corporation. All rights reserved.



Table 41. B4_CFG_REG

Address: 0x22 Description: Configure OC level, soft-start slew rate, and fsw of B4.

Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	B4_II	LMAX	B4_T	STEP		B4_FREQ		Reserved
Read/Write	RW	RW	RW	RW	RW	RW	RW	R
Default Value	0	1	1	0	1	0	1	0

Bits	Name	Description
7:6	B4_ILMAX	00b = 2A 01b = 3A(default) 10b = 4A 11b = 5A
5:4	B4_TSTEP	00b = DVID up:20mV/μs, DVID down:5mV/μs 01b = DVID up:15mV/μs, DVID down:5mV/μs 10b = DVID up:10mV/μs, DVID down:5mV/μs(default) 11b = DVID up:5mV/μs, DVID down:5mV/μs
3:1	B4_FREQ	fsw supply state: 000b to 011b = 1MHz 100b = 1.5MHz 101b = 2MHz (default) 110b = 2.5MHz 111b = 3MHz



Table 42. B4_SEL_REG

Address: 0x23 Description: B		ion.						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		B4_SEL F					Reserved	
Read/Write	RW	W RW RW RW RW RW I						R
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description	
7:1	B4_SEL	B3 VOUT supply voltage: 0000000b: 0.9V 0000001b: 0.91V 0000010b: 0.92V 1101110b: 2.0V 1101110b ~1111111b: 2.0V	

Table 43. LDO1_SEL_REG

Address: 0x24 Description: LE	DO1 VID sel	ection.						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name			LDO1	I_SEL			Rese	erved
Read/Write	RW	RW RW RW RW					R	R
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description
7:2	LDO1_SEL	LDO1 VOUT supply voltage: 000000b: 1.0V 000001b: 1.05V 000010b: 1.10V 100010b:2.7V 100010b ~111111b: 2.7V

Copyright © 2023 Richtek Technology Corporation. All rights reserved.



Table 44. LDO2_SEL_REG

Address: 0x25 Description: LD	OO2 VID sel	ection.						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		LDO2_SEL Reserved						
Read/Write	RW	RW	RW	RW	RW	RW	R	R
Default Value	0	1	0	0	0	0	0	0

Bits	Name	Description	
7:2	LDO2_SEL	LDO2 VOUT supply voltage: 000000b: 1.0V 000001b: 1.05V 000010b: 1.10V 100010b:2.7V 100010b ~111111b: 2.7V	

Table 45. DCDCCTRL_REG0

Address: 0x26 Description: Ra	ails' enable s	signal contro	l.					
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	B1_EN	B2_EN	B3_EN	B4_EN	LDO1_EN	LDO2_EN	Rese	erved
Read/Write	RW	RW	RW	RW	RW	RW	R	R
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description
7	B1_EN	
6	B2_EN	0b = low level ENABLE signal 1b = high level ENABLE signal
5	B3_EN	For nRESET = 0, if ENABLE keeps high level which is not from low to
4	B4_EN	high, the rail will follow the time slot to ramp up.
3	LDO1_EN	For nRESET = 1, if set ENABLE from low level to high level, the rail will ramp up immediately.
2	LDO1_EN	



Table 46. SLEEP1_REG

Address: 0x27 Description: Co	onfigure the	rail to be off	or enter low	power mode	e (LPM) in SI	LEEP1 (PS3	.5) mode.	
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	B1_ALIV E_SLEE P1	B2_ALIV E_SLEE P1	B3_ALIV E_SLEE P1	B4_ALIV E_SLEE P1	LDO1_A LIVE_SL EEP1	LDO2_A LIVE_SL EEP1	Reserved	SLEEP1_ ENABLE
Read/Write	RW	RW	RW	RW	RW	RW	R	RW
Default Value	0	0	1	1	1	1	0	0

Bits	Name	Description
7	B1_ALIVE_SLEEP1	0b = When PMIC is in SLEEP1 mode (PS3.5 mode), B1 turns off. 1b = When in PS3.5 mode, B1 keeps alive and enter LPM.
6	B2_ALIVE_SLEEP1	0b = When PMIC is in SLEEP1 mode (PS3.5 mode), B2 turns off. 1b = When in PS3.5 mode, B2 keeps alive and enter LPM.
5	B3_ALIVE_SLEEP1	0b = When PMIC is in SLEEP1 mode (PS3.5 mode), B3 turns off. 1b = When in PS3.5 mode, B3 keeps alive and enter LPM.
4	B4_ALIVE_SLEEP1	0b = When PMIC is in SLEEP1 mode (PS3.5 mode), B4 turns off. 1b = When in PS3.5 mode, B4 keeps alive and enter LPM.
3	LDO1_ALIVE_SLEEP1	0b = When PMIC is in SLEEP1 mode (PS3.5 mode), LDO1 turns off. 1b = When in PS3.5 mode, LDO1 keeps alive and enter LPM.
2	LDO2_ALIVE_SLEEP1	0b = When PMIC is in SLEEP1 mode (PS3.5 mode), LDO2 turns off. 1b = When in PS3.5 mode, LDO2 keeps alive and enter LPM.
1	Reserved	Reserved bit.
0	SLEEP1_ENABLE	0b = PMIC is in normal mode, if SLEEP2_ENABLE is also 0b. 1b = PMIC is in sleep mode and all rails follow the settings in this register function to ramp down or enter LPM. The priority of the rail's off state in the SLEEP1 or SLEEP2 is higher than the rail's alive state. If PMIC goes to sleep mode, the rail will follow the off state in the SLEEP1 or SLEEP2 to shutdown at first. Or, the rail will keep alive with both alive settings in the sleep register functions.

Copyright © 2023 Richtek Technology Corporation. All rights reserved.

DS5142-00 April 2023



Table 47. SLEEP2_REG

Address: 0x28 Description: Configure the rail to be off or enter low power mode (LPM) in SLEEP2 (PS4) mode.

Doddinption: 9	Description Configure the fair to be on or critical low power mode (21 m) in oblight 2 (1 o 1) mode.							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	B1_ALIV E_SLEE P2	B2_ALIV E_SLEEP 2	B3_ALIV E_SLEE P2	B4_ALIV E_SLEE P2	LDO1_A LIVE_SL EEP2	LDO2_A LIVE_SL EEP2	Reserved	SLEEP2_ ENABLE
Read/Write	RW	RW	RW	RW	RW	RW	R	RW
Default Value	0	0	1	1	1	1	0	0

Bits	Name	Description
7	B1_ALIVE_SLEEP2	0b = When PMIC is in SLEEP2 mode (PS4 mode), B1 turns off. 1b = When in PS4 mode, B1 keeps alive and enter LPM.
6	B2_ALIVE_SLEEP2	0b = When PMIC is in SLEEP2 mode (PS4 mode), B2 turns off. 1b = When in PS4 mode, B2 keeps alive and enter LPM.
5	B3_ALIVE_SLEEP2	0b = When PMIC is in SLEEP2 mode (PS4 mode), B3 turns off. 1b = When in PS4 mode, B3 keeps alive and enter LPM.
4	B4_ALIVE_SLEEP2	0b = When PMIC is in SLEEP2 mode (PS4 mode), B4 turns off. 1b = When in PS4 mode, B4 keeps alive and enter LPM.
3	LDO1_ALIVE_SLEEP2	0b = When PMIC is in SLEEP2 mode (PS4 mode), LDO1 turns off. 1b = When in PS4 mode, LDO1 keeps alive and enter LPM.
2	LDO2_ALIVE_SLEEP2	0b = When PMIC is in SLEEP2 mode (PS4 mode), LDO2 turns off. 1b = When in PS4 mode, LDO2 keeps alive and enter LPM.
1	Reserved	Reserved bit.
0	SLEEP2_ENABLE	0b = PMIC is in normal mode, if SLEEP1_ENABLE is also 0b. 1b = PMIC is in sleep mode and all rails follow the settings in this register function to ramp down or enter LPM. The priority of the rail's off state in the SLEEP1 or SLEEP2 is higher than the rail's alive state. If PMIC goes to sleep mode, the rail will follow the off state in the SLEEP1 or SLEEP2 to shutdown at first. Or, the rail will keep alive with both alive settings in the sleep register functions.



Table 48. DCDCCTRL_REG1

Address: 0x29 Description: Co		nil to enter Ford	ced PWM mod	e (FPWM) at r	normal ope	ration.		
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	B1_FPWM	B2_FPWM	B3_FPWM	B4_FPWM		Rese	erved	
Read/Write	RW	RW	RW	RW	R	R	R	R
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description
7	B1_FPWM	0b = PSKIP mode 1b = Forced PWM mode
6	B2_FPWM	0b = PSKIP mode 1b = Forced PWM mode
5	B3_FPWM	0b = PSKIP mode 1b = Forced PWM mode
4	B4_FPWM	0b = PSKIP mode 1b = Forced PWM mode

Table 49. DISCHARGE_REG

Address: 0x2A Description: Rails' discharged resistor path enable signal control.								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	B1_ DISCH	B2_ DISCH	B3_ DISCH	B4_ DISCH	LDO1_ DISCH	LDO2_ DISCH	Rese	erved
Read/Write	RW	RW	RW	RW	RW	RW	R	R
Default Value	1	1	1	1	1	1	0	0

Bits	Name	Description
7	B1_DISCH	
6	B2_DISCH	0b = disable discharged resistor path
5	B3_DISCH	1b = enable discharged resistor path
4	B4_DISCH	The discharged resistor path will be connected from VOUT to ground with the rail's ENABLE = low level, if the setting of the rail's discharged resistor
3	LDO1_DISCH	path enable signal is 1b.
2	LDO1_DISCH	

Copyright © 2023 Richtek Technology Corporation. All rights reserved.



Table 50. DCDCCTRL_REG2

Address: 0x2B **Description:** Configure the rail to enter PSKIP mode or LPM mode at normal operation. **Bits** Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 LDO2_ LDO1 B2_LPM B3_LPM B4_LPM B1_LPM Name Reserved LPM LPM Read/Write RW RW RWRW R R RW RW 0 0 0 0 0 0 0 **Default Value** 0

Bits	Name	Description
7	B1_LPM	0b = PSKIP mode 1b = Low Power Mode (LPM mode)
6	B2_LPM	0b = PSKIP mode 1b = LPM mode
5	B3_LPM	0b = PSKIP mode 1b = LPM mode
4	B4_LPM	0b = PSKIP mode 1b = LPM mode
3	LDO1_LPM	0b = PSKIP mode 1b = LPM mode
2	LDO2_LPM	0b = PSKIP mode 1b = LPM mode



Table 51. B1_TIME_REG0

Address: 0x2C **Description:** Configure the turn-on delay time and sleep-off delay time of B1 rail. Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 B1_SLEEP_OFF_DLY Name Reserved B1_ON_DLY Read/Write R R RW RW RW RW RW RW **Default Value** 0 0 0 0 0 0 0 0

Bits	Name	Description
5:3	B1_ON_DLY	B1 turns on delay time. 000b = 0ms 001b = 0.25ms 010b = 0.50ms 011b = 0.75ms 100b = 1.0ms 101b = 2.0ms 111b = 8.0ms 111b = 8.0ms B1 will turn on with the setting delay time when PMIC is in the power up sequence and wake up sequence.
2:0	B1_SLEEP_OFF_DLY	B1 turns off delay time. 000b = 0ms 001b = 0.25ms 010b = 0.50ms 011b = 0.75ms 100b = 1.0ms 101b = 2.0ms 110b = 4.0ms 111b = 8.0ms B1 will turn off with the setting delay time when PMIC is in the sleep off sequence.

Copyright © 2023 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



Table 52. B1_TIME_REG1

Address: 0x2D **Description:** Configure the wake-up delay time and the time slot of B1 rail. **Bits** Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Name B1_WAKEUP_DELAY B1_TIME_SLOT Read/Write RW RW RW RW RW RW RW RW **Default Value** 0 0 0 0 0 0 0 0

Bits	Name	Description
7:5	B1_WAKEUP_DELAY	B1 wake up delay time. 000b = 0ms 001b = 0.25ms 010b = 0.50ms 011b = 0.75ms 100b = 1.0ms 101b = 2.0ms 111b = 8ms B1 will turn on with the wake up delay time when PMIC wake up from the sleep mode.
4:0	B1_TIME_SLOT	B1 time slot setting for power up. 0x00 = disabled $0x01 = \text{Time Slot1} (0\mu\text{s})$ $0x02 = \text{Time Slot2} (250\mu\text{s})$ $0x03 = \text{Time Slot3} (500\mu\text{s})$ $0x1E = \text{Time Slot30} (7250\mu\text{s})$ $0x1F = \text{Time Slot31} (7500\mu\text{s})$

Table 53. B2_TIME_REG0

Address: 0x2E **Description:** Configure the turn-on delay time and sleep-off delay time of B2 rail. Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 B2_SLEEP_OFF_DLY Name Reserved B2_ON_DLY Read/Write R R RW RW RW RW RW RW **Default Value** 0 0 0 0 0 0 0 0

Bits	Name	Description	
5:3	B2_ON_DLY	B2 turns on delay time. 000b = 0ms 001b = 0.25ms 010b = 0.50ms 011b = 0.75ms 100b = 1.0ms 101b = 2.0ms 110b = 4.0ms 111b = 8.0ms B2 will turn on with the setting delay time when PMIC is in the power sequence and wake up sequence.	
2:0	B2_SLEEP_OFF_DLY	B2 turns off delay time. 000b = 0ms 001b = 0.25ms 010b = 0.50ms 011b = 0.75ms 100b = 1.0ms 101b = 2.0ms 111b = 8.0ms B2 will turn off with the setting delay time when PMIC is in the sleep off sequence.	

Copyright © 2023 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

DS5142-00 April 2023 www.richtek.com



Table 54. B2_TIME_REG1

Address: 0x2F **Description:** Configure the wake-up delay time and the time slot of B2 rail. **Bits** Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 B2_WAKEUP_DELAY Name B2_TIME_SLOT Read/Write RW RW RW RW RW RW RW RW **Default Value** 0 1 1 0 0 0 0 0

Bits	Name	Description
7:5	B2_WAKEUP_DELAY	B2 wake up delay time. 000b = 0ms 001b = 0.25ms 010b = 0.50ms 011b = 0.75ms 100b = 1.0ms 101b = 2.0ms 111b = 8ms B2 will turn on with the wake up delay time when PMIC wake up from the sleep mode.
4:0	B2_TIME_SLOT	B2 time slot setting for power up. 0x00 = disabled $0x01 = \text{Time Slot1 } (0\mu\text{s})$ $0x02 = \text{Time Slot2 } (250\mu\text{s})$ $0x03 = \text{Time Slot3 } (500\mu\text{s})$ $0x1E = \text{Time Slot30 } (7250\mu\text{s})$ $0x1F = \text{Time Slot31 } (7500\mu\text{s})$



Table 55. B3_TIME_REG0

Address: 0x30 **Description:** Configure the turn-on delay time and sleep-off delay time of B3 rail. Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 B3_SLEEP_OFF_DLY Name Reserved B3_ON_DLY Read/Write R R RW RW RW RW RW RW **Default Value** 0 0 0 0 0 0 0 0

Bits	Name	Description		
5:3	B3_ON_DLY	B3 turns on delay time. 000b = 0ms 001b = 0.25ms 010b = 0.50ms 011b = 0.75ms 100b = 1.0ms 101b = 2.0ms 110b = 4.0ms 111b = 8.0ms B3 will turn on with the setting delay time when PMIC is in the power up sequence and wake up sequence.		
2:0	B3_SLEEP_OFF_DLY	B3 turns off delay time. 000b = 0ms 001b = 0.25ms 010b = 0.50ms 011b = 0.75ms 100b = 1.0ms 101b = 2.0ms 110b = 4.0ms 111b = 8.0ms B3 will turn off with the setting delay time when PMIC is in the sleep off sequence.		

Copyright © 2023 Richtek Technology Corporation. All rights reserved.



Table 56. B3_TIME_REG1

Address: 0x31 **Description:** Configure the wake-up delay time and the time slot of B3 rail. **Bits** Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 B3_WAKEUP_DELAY B3_TIME_SLOT Name Read/Write RW RW RW RW RW RW RW RW **Default Value** 0 0 0 0 0 0 0 0

Bits	Name	Description
7:5	B3_WAKEUP_DELAY	B3 wake up delay time. 000b = 0ms 001b = 0.25ms 010b = 0.50ms 011b = 0.75ms 100b = 1.0ms 101b = 2.0ms 110b = 4.0ms 111b = 8ms B3 will turn on with the wake up delay time when PMIC wake up from the sleep mode.
4:0	B3_TIME_SLOT	B3 time slot setting for power up. 0x00 = disabled $0x01 = \text{Time Slot1} (0\mu\text{s})$ $0x02 = \text{Time Slot2} (250\mu\text{s})$ $0x03 = \text{Time Slot3} (500\mu\text{s})$ $0x1E = \text{Time Slot30} (7250\mu\text{s})$ $0x1F = \text{Time Slot31} (7500\mu\text{s})$

Table 57. B4_TIME_REG0

Address: 0x32 **Description:** Configure the turn-on delay time and sleep-off delay time of B4 rail. Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 B4_SLEEP_OFF_DLY Name Reserved B4_ON_DLY Read/Write R R RW RW RW RW RW RW **Default Value** 0 0 0 0 0 0 0 0

Bits	Name	Description
5:3	B4_ON_DLY	B4 turns on delay time. 000b = 0ms 001b = 0.25ms 010b = 0.50ms 011b = 0.75ms 100b = 1.0ms 101b = 2.0ms 110b = 4.0ms 111b = 8.0ms B4 will turn on with the setting delay time when PMIC is in the power up sequence and wake up sequence.
2:0	B4_SLEEP_OFF_DLY	B4 turns off delay time. 000b = 0ms 001b = 0.25ms 010b = 0.50ms 011b = 0.75ms 100b = 1.0ms 101b = 2.0ms 110b = 4.0ms 111b = 8.0ms B4 will turn off with the setting delay time when PMIC is in the sleep off sequence.

Copyright © 2023 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



Table 58. B4_TIME_REG1

Address: 0x33 **Description:** Configure the wake-up delay time and the time slot of B4 rail. **Bits** Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 B4_WAKEUP_DELAY Name B4_TIME_SLOT Read/Write RW RW RW RW RW RW RW RW **Default Value** 0 1 1 0 0 0 0 0

Bits	Name	Description
7:5	B4_WAKEUP_DELAY	B4 wake up delay time. 000b = 0ms 001b = 0.25ms 010b = 0.50ms 011b = 0.75ms 100b = 1.0ms 101b = 2.0ms 111b = 8ms B4 will turn on with the wake up delay time when PMIC wake up from the sleep mode.
4:0	B4_TIME_SLOT	B4 time slot setting for power up. $0x00 = disabled$ $0x01 = Time Slot1 (0µs)$ $0x02 = Time Slot2 (250µs)$ $0x03 = Time Slot3 (500µs)$ $0x1E = Time Slot30 (7250µs)$ $0x1F = Time Slot31 (7500µs)$



Table 59. MANUFACTURE_ID_REG

Address: 0x34 Description: Show the Manufacturer ID.								
Bits	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0							
Name	MANUFACTURER_ID				EFUSE_VERSION_NUM			
Read/Write	R	R	R	R	R	R	R	R
Default Value								

Bits	Name	Description			
7:4	MANUFACTURER_ID	Manufacturer ID number.			
3:0	EFUSE_VERSION_NUM	EFUSE revision number. [3:0] = EFUSE code version number (EFUSE number)			

Table 60. LDO1_TIME_REG0

Address: 0x35 Description: Configure the turn-on delay time and sleep-off delay time of LDO1 rail.								
Bits	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0							
Name	Rese	Reserved LDO1_ON_DLY		LDO1_SLEEP_OFF_DLY				
Read/Write	R	R	RW	RW	RW	RW	RW	RW
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description
5:3	LDO1_ON_DLY	LDO1 turns on delay time. 000b = 0ms 001b = 0.25ms 010b = 0.50ms 011b = 0.75ms 100b = 1.0ms 101b = 2.0ms 110b = 4.0ms 111b = 8.0ms LDO1 will turn on with the setting delay time when PMIC is in the power up sequence and wake up sequence.
2:0	LDO1_SLEEP_OFF_DLY	LDO1 turns off delay time. 000b = 0ms 001b = 0.25ms 010b = 0.50ms 011b = 0.75ms 100b = 1.0ms 101b = 2.0ms 111b = 8.0ms LDO1 will turn off with the setting delay time when PMIC is in the sleep off sequence.

DS5142-00 April 2023 www.richtek.com

69



Table 61. LDO1_TIME_REG1

Address: 0x36 Description: Configure the wake-up delay time and the time slot of LDO1 rail. **Bits** Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 LDO1_WAKEUP_DELAY Name LDO1_TIME_SLOT Read/Write RW RW RW RW RW RW RW RW **Default Value** 0 0 0 0 0 0 0 0

Bits	Name	Description
7:5	LDO1_WAKEUP_DELAY	LDO1 wake up delay time. 000b = 0ms 001b = 0.25ms 010b = 0.50ms 011b = 0.75ms 100b = 1.0ms 101b = 2.0ms 110b = 4.0ms 111b = 8ms LDO1 will turn on with the wake up delay time when PMIC wake up from the sleep mode.
4:0	LDO1_TIME_SLOT	LDO1 time slot setting for power up. 0x00 = disabled $0x01$ = Time Slot1 (0μ s) $0x02$ = Time Slot2 (250μ s) $0x03$ = Time Slot3 (500μ s) $0x1E$ = Time Slot30 (7250μ s) $0x1F$ = Time Slot31 (7500μ s)



Table 62. LDO2_TIME_REG0

Address: 0x37 **Description:** Configure the turn-on delay time and sleep-off delay time of LDO2 rail. Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 1 Bit 0 Name Reserved LDO2_ON_DLY LDO2_SLEEP_OFF_DLY Read/Write R R RW RW RW RW RW RW **Default Value** 0 0 0 0 0 0 0 0

Bits	Name	Description
5:3	LDO2_ON_DLY	LDO2 turns on delay time. 000b = 0ms 001b = 0.25ms 010b = 0.50ms 011b = 0.75ms 100b = 1.0ms 101b = 2.0ms 110b = 4.0ms 111b = 8.0ms LDO2 will turn on with the setting delay time when PMIC is in the power up sequence and wake up sequence.
2:0	LDO2_SLEEP_OFF_DLY	LDO2 turns off delay time. 000b = 0ms 001b = 0.25ms 010b = 0.50ms 011b = 0.75ms 100b = 1.0ms 101b = 2.0ms 110b = 4.0ms 111b = 8.0ms LDO2 will turn off with the setting delay time when PMIC is in the sleep off sequence.

DS5142-00 April 2023 www.richtek.com



Table 63. LDO2_TIME_REG1

Address: 0x38 Description: Configure the wake-up delay time and the time slot of LDO2 rail. **Bits** Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 LDO2_WAKEUP_DELAY Name LDO2_TIME_SLOT Read/Write RW RW RW RW RW RW RW RW **Default Value** 0 0 0 0 0 0 0 0

Bits	Name	Description
7:5	LDO2_WAKEUP_DELAY	LDO2 wake up delay time. 000b = 0ms 001b = 0.25ms 010b = 0.50ms 011b = 0.75ms 100b = 1.0ms 101b = 2.0ms 110b = 4.0ms 111b = 8ms LDO2 will turn on with the wake up delay time when PMIC wake up from the sleep mode.
4:0	LDO2_TIME_SLOT	LDO2 time slot setting for power up. 0x00 = disabled $0x01$ = Time Slot1 (0μ s) $0x02$ = Time Slot2 (250μ s) $0x03$ = Time Slot3 (500μ s) $0x1E$ = Time Slot30 (7250μ s) $0x1F$ = Time Slot31 (7500μ s)



Table 64. PWRDIS_REG

Address: 0x39 Description: C		delay time o	f the PWRD	IS signal.					
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name		Reserved					PWRDIS_DELAY_TIME		
Read/Write	R	R	R	R	R	RW	RW	RW	
Default Value	0	0	0	0	0	0	0	0	

Bits	Name	Description
2:0	PWRDIS_DELAY_TIME	PMIC will enter power-off sequence with the delay time after the low-level detected PWRDIS signal. 000b = 0ms 001b = 0.5ms 010b = 1.0ms 011b = 2.0ms 100b = 4.0ms 101b = 8.0ms 111b = disable PWRDIS function

Table 65. PRODUCT_ID_REG

Address: 0x3A Description: St		DDUCT_ID.						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		PRODUCT_ID						
Read/Write	R	R	R	R	R	R	R	R
Default Value								

Bits	Name	Description
7:0	PRODUCT_ID	Product ID number.

Copyright © 2023 Richtek Technology Corporation. All rights reserved.



Table 66. REVISION_NUMBER_REG

Address: 0x3B Description: St	Address: 0x3B Description: Show the REVISION_NUMBER.							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	ALL LAYER NUMBER				METAL NUMBER			
Read/Write	R	R	R	R	R	R	R	R
Default Value								

Bits	Name	Description
		Record the all layer change times.
		0xA = 1 time
		0xB = 2 times
7:4	ALL LAYER NUMBER	0xC = 3 times
		0xF = 6 times
		7 times will be back to 0xA.
		Record the metal change times for the all layer change.
		0x1 = 1 time
		0x2 = 2 times
3:0	METAL NUMBER	0x3 = 3 times
		0xF = 15 times
		16 times will be back to 0x0.

Table 67. TOP_CTRL_REG

Address: 0x3C

Description: TOP circuit: PUSHPULL_EN, SYSMON_EN, SYSWARN_EN and VOUTLOW_MASK setting. (Read/write available only when the PMIC enters hidden mode)

`	,			,				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	PUSHPU LL_EN	SYSMON _EN	SYSWAR N_EN	VOUTLO W_MASK		Rese	erved	
Read/Write	RW	RW	RW	RW	R	R	R	R
Default Value	0	1	1	1				

Bits	Name	Description
7	PUSHPULL EN	0b = Disable. The I/Os will become open drain.
		1b = Enable
6	SYSMON EN	0b = Disable
U	3130011_E11	1b = Enable
5	SYSWARN EN	0b = Disable
3	313WARIN_EIN	1b = Enable
		0b = Disable
4	VOUTLOW_MASK	1b = Enable
	_	It will not check low VOUT, if VOUTLOW_MASK = 1b.



Table 68. B3_REAL_VID_REG

Address: 0x3D Description: Bu		lection.						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		B3_REAL_VID						Reserved
Read/Write	R	R	R	R	R	R	R	R
Default Value								

Bits	Name	Description	
7:1	B3_REAL_VID	Supply B3 Voltage: 0000000b = 0.5V 0000001b = 0.51V 0000010b = 0.52V 0000011b = 0.53V 1001111b = 1.29V 1010001b ~ 1111111b = 1.30V	

Table 69. RELOAD_EFUSE_REG

Address: 0x3E Description: Re-load EUFSE Value into all registers. (Read/write available only when the PMIC enters hidden **Bits** Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 RELOAD_EFUSE Name Reserved Read/Write R R R RW R R R R **Default Value** 0

Bits	Name	Description
0	RELOAD_EFUSE	Set 1b to re-load all EFUSE values into all registers.

Table 70. MODE_FLAG_REG

Address: 0xF0 **Description:** The state of hidden mode. **Bits** Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 MODE_FLAG Name Reserved Read/Write R R R R R R R R 0 0 0 0 **Default Value** 0 0 0 0

Bits	Name	Description
6	HIDDEN_MODE	Indicates HIDDEN_MODE. (Read = 1) After writing the password of the hidden mode, 0xF0[6] = 1.

Copyright © 2023 Richtek Technology Corporation. All rights reserved.



Table 71. PASSWORD_REG

Address: 0xF1 Description: Selection of hidden mode.								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				PASSV	VORD			
Read/Write	RW							
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description
7:0	PASSWORD	1st: 0x24, 2nd: 0x54 = hidden mode First write 0x24 and then 0x54 to enter the hidden mode.



Application Information

Richtek's component specification does not include the following information in the Application Information section. Thereby no warranty is given regarding its validity and accuracy. Customers should take responsibility to verify their own designs and to ensure the functional suitability of their components and systems.

The RT5142 provides four synchronous buck regulators and two LDOs to satisfy requirements of entire power system of the client SSD. This device can communicates with processors through I²C interface for programming the output voltages of the rails, monitoring the status of the rails, or entering sleep mode for power saving. Table 72 lists the information of the power rails provided by the RT5142.

Resource Name	Туре	Voltage Range	Current Rating						
BUCK1	Buck Converter/LSW	1.7V to 2.9V with 20mV/step	4000mA						
BUCK2	Buck Converter	0.9V to 2.0V with 10mV/step	2000mA						
BUCK3	Buck Converter	0.5V to 1.3V with 10mV/step	4000mA						
BUCK4	Buck Converter/LDO	0.9V to 2.0V with 10mV/step	2000mA						
LDO1	LDO/PLSW or NLSW	1.0V to 2.7V with 50mV/step	400mA						
LDO2	LDO/LSW	1.0V to 2.7V with 50mV/step	400mA						

Table 72. Detail of Power Rails

Bucker Converter

The RT5142 incorporates four high-efficiency, ACOT[®] based synchronous buck converters that deliver various voltages via I²C interface. The buck converter can own the fast transient feature with the ACOT[®] typology.

Every switching regulator is specially designed for very low quiescent (< 35μ A), high-efficiency operation during the current rating range. With high switching frequency operation, the external LC filter can be small and keep very low output voltage ripple.

Additional features of these buck converters include soft-start, discharge resistance, undervoltage protection, overvoltage protection, overcurrent limited and thermal shutdown protection. Please note that the RT5142 will be latched when any power rail is operated at undervoltage protection or overvoltage protection. If the die temperature of the RT5142 is higher than 150°C, the thermal protection will be enabled. The thermal protection will make all the rails go to discharge mode and keep off. The RT5142 will recover to power up the rails again when the temperature is lower than 125°C.

With I²C interface, every buck converter can program output voltage, adjust slew rate of the DVID, change the PWM frequency, and control the on/off state. Even a PWM controller can switch to forced PWM mode, PSKIP

mode or LPM mode (for more less quiescent $<25\mu\text{A}).$

Inductor Selection

For given input voltage (VIN), output voltage (VOUT), and operation frequency (fsw), the inductor value (L) determines the inductor ripple current (Δ IL) as shown in equation below:

$$\Delta I_{L} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{f_{SW} \times L \times V_{IN}}$$

Having a lower ripple inductor current not only reduces the power losses on the ESR of the output capacitors, but also the output voltage ripple. A reasonable starting point for selecting the ripple current is $\Delta I_{\rm L}=0.3~x$ Imax to 0.4 x Imax. The largest ripple current occurs at the highest VIN. To guarantee that the ripple current stays below a specified maximum, the inductor value should be chosen according to the following equation:

$$L = \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{f_{SW} \times \Delta I_L \times V_{IN(MAX)}}$$

And the current rating of the inductor must be large enough and will not saturate at the peak inductor current (IPEAK):

$$I_{PEAK} = I_{OUT(MAX)} + \frac{\Delta I_{L}}{2}$$

Copyright © 2023 Richtek Technology Corporation. All rights reserved.

RICHTEK is a registered trademark of Richtek Technology Corporation.



CIN and CSYS Selection

The input capacitance of every rail, CIN, needs to filter the trapezoidal current at the source of the high-side MOSFET. For preventing a large ripple voltage, a low ESR input capacitor for the maximum current should be used. The relation between CIN ripple voltage and current ripple is shown in Figure 1.




Figure 1. Relationship of C_{IN} Voltage Ripple and Current Ripple (Assuming D = 0.5)

The CIN voltage ripple can be determined by the below equations when a rail works at the fsw of CCM mode.

$$V_{\text{CIN_PP}} = D \times I_{\text{OUT(MAX)}} \times (\text{ESR} + \frac{(1-D)}{C_{\text{IN}} \times f_{\text{SW}}})$$

where D = Vout/Vin. If MLCC is used as the input capacitors, the ESR is almost equal to zero, and the minimum input capacitance requirement can be estimated as below:

$$C_{IN(MIN)} = I_{OUT(MAX)} \times \frac{D \times (1-D)}{V_{CIN\ PP(MAX)} \times f_{SW}}$$

Next, it also needs to consider the input bulk capacitance, Csys, to ensure a stable input voltage during all rails do the large load transient. Basically, the input host power source can not provide enough instant input current to respond to a fast and large load current transient of the converters. The insufficient energy during load transient will be provided by the input bulk capacitors until the host power supply fill the input current requirement. Please refer to Figure 2 to better understand the above description.




Figure 2. Charge Required from Input Bulk Capacitors during Load Transient

Figure 3 shows the diagram of every power rail of the RT5142 sharing a single bank of input bulk capacitors. The total input transient current required due to load currents of the converters can be calculated by using the following equation:

$$\Delta I_{INtr} \, = \sum_{n=1}^4 \frac{V_{OUTn} \times \Delta I_{OUTn(MAX)}}{V_{IN} \times \eta_n}$$

where ΔI_{INtr} is the required total input transient current. ΔI_{OUT} is the maximum output transient current. η is the efficiency of the buck at $I_{OUT(MAX)}$.




Figure 3. The Location of Input Bulk Capacitors

Diagram

When ΔI_{Intr} is confirmed, the input bulk capacitance, Csys, can be decided by the following equation:

$$C_{SYS(MIN)} \; \cong \; \frac{1.21 {\times} \Delta {l_{IN}}{t^2} {\times} {L_{IN}}}{\Delta {V_{INPP(MAX)}}^2}$$

where $\Delta V_{INPP(MAX)}$ is the maximum dropout voltage allowable and L_{IN} is the input series filter inductance. If L_{IN} is not used, put a reasonable parasitic value of 50nH for the PCB layout.

COUT Selection

The output capacitors and the inductor form a low pass filter in the buck topology. In steady state condition, the inductor ripple current flowing in-to/out-from the output capacitors will result in output ripple voltage. The peak-to-peak of output ripple voltage ($\Delta VOUTPP$) can be calculated by the following equation:

$$\Delta V_{OUTPP} = \Delta I_L \times \left(\text{ESR} + \frac{1}{8 \times C_{OUT} \times f_{SW}} \right)$$

The output capacitors can be equivalent to a series of ESR, Capacitance and ESL circuit. When the load

transient occurs, the output capacitors supply the instant load current before the inductor current catches up the output current and the response from the controller. Therefore, the output voltage undershoot/over-shoot can be combined by the ESR voltage, ESL induced voltage and the delta voltage which is caused by the delta electric quantity coming from or charging to the capacitors. The ESR voltage (Δ VESR) can be calculated by the following equation:

$$\Delta V_{ESR} = ESR \times \Delta I_{LOAD}$$

Another parameter that can affect the output voltage sag is the equivalent series inductance (ESL). The rapid change in load current results in $\Delta ILOAD/\Delta tT$ during transient, where $\Delta ILOAD/\Delta tT$ is the transient slew rate. The ESL induced voltage ($\Delta VESL$) can be calculated by the following equation:

$$\Delta V_{ESR} = ESL \times \frac{\Delta I_{LOAD}}{\Delta t_{T}}$$

Using a capacitor with low ESL can obtain better transient performance. Generally, using several capacitors connected in parallel can have better transient performance than using a single capacitor for the same total ESR. Unlike the electrolytic capacitor, the ceramic capacitor has relatively low ESR and can reduce the voltage deviation during load transient. All the buck converters of the RT5142 can operate stably with the MLCC output capacitors.

Overcurrent Limit (OCL)

The buck converters provides overcurrent limit. The current limit architecture of the buck converter uses the low-side MOSFET turn-on resistance to detect the inductor current. If the low-side sensed voltage is over the configuring V_{OC} voltage, the low-side will continue tuning on to pull the inductor current down. Once the inductor current across low-side is lower than V_{OC}, the controlled loop will be from OC loop back to normal loop. The RT5142 applies 4 overcurrent levels for each buck converter. Please see the register tables for the OCL values setting on the each rail.

As for LDO, it provides overcurrent protection by continuously monitoring the load current. If the sensed current is over the current-limit threshold, the OCL will be triggered. When OCL is tripped, the rail will force to keep the overcurrent threshold level until the

Copyright © 2023 Richtek Technology Corporation. All rights reserved.



overcurrent condition is removed.

Undervoltage Protection (UVP)

All the rails of the RT5142 are continuously monitored for undervoltage protection.

UVP threshold:

- 1. BUCK1 to BUCK4: the output voltage falls below 93% or 85% (by the register configuring) of reference.
- 2. LDO1 and LDO2: the output voltages fall below 84% of the reference.

If the output voltage falls below UVP threshold, the UVP circuit will turn off all rails and be latched, and the POR will go low. The only way to remove the latched behavior is to make the AVIN of the RT5142 lower than UVLO voltage and then higher than POR voltage.

Overvoltage Protection (OVP)

All the rails of the RT5142 are continuously monitored for overvoltage protection.

OVP threshold:

- 1. BUCK1 to BUCK4: the output voltage falls below 110% of reference.
- 2. LDO1 and LDO2: the output voltages fall below 114% of the reference.

If the output voltage exceeds OVP threshold, the OVP circuit will turn off all rails and be latched, and the POR will go low. The only way to remove the latched behavior is to make the AVIN of the RT5142 lower than UVLO voltage and then higher than (UVLO + HYS) voltage.

AVIN Overvoltage Protection (AVIN OVP)

If the AVIN is over 3.8V, the AVIN OVP circuit acts and makes all power rails shutdown, and the POR will go low. They recover back with power-up sequence when

the AVIN drops to 3.5V (3.8V - HYS).

AVIN Undervoltage Lockout (AVIN UVLO)

If the AVIN voltage exceeds the UVLO falling threshold voltage + 100mV, the PMIC is working at standby mode and all register values are re-load from the efuses. The rails do not power up at this standby mode. The rails will not do the power up sequence until AVIN is over SYSMON voltage. If AVIN voltage falls below the UVLO falling threshold voltage, all power rails will stop operation immediately and the digital controller will also not work. The PMIC resets all register codes and enter the standby mode when AVIN voltage is higher than the UVLO falling threshold voltage + 100mV again. There is a hysteresis voltage about 100mV between the UVLO rising and falling threshold voltage to prevent the noise that causes reset.

Over-Temperature Protection (OTP)

If the temperature of the IC is over 150°C, the OTP circuit acts and makes all power rails shutdown (include LSW), and the POR will go low. They recover back with power-up sequence when the temperature of PMIC drops to 125°C.

Protection Functions

The RT5142 applies several type protection functions to avoid the unexpected events in applications. The details of the protection functions are shown in Table 73, when any event occurs. The table also highlights 6 events that causes PMIC to generate nRESET signal go low command. For remaining the Overcurrent Limit (OCL) event, that does not trigger the rail shutdown command, the PMIC continues to operate as normal.

Table 73. Details of the Protection Functions

Fault Events	Shutdown Rails	Fault Responses	nRESET Behaviors	Register Value
OCL (Buck and LDO)	None	N/A	Keep high	Keep
UVP (Buck and LDO)	Buck B1/2/3/4, LDO1/2	Latch-off	Go low	Keep
OVP (Buck and LDO)	Buck B1/2/3/4, LDO1/2	Latch-off	Go low	Keep
AVIN OVP	Buck B1/2/3/4, LDO1/2	Hiccup	Go low	Keep
AVIN UVLO	Buck B1/2/3/4, LDO1/2	Hiccup	Go low	Reset
OTP	Buck B1/2/3/4, LDO1/2	Hiccup	Go low	Keep

Rails Configuration

Any of the four rails, Buck1, Buck4, LDO1 and LDO2 can change to the other type of a regulator via the GPIO2/4/6 setting. The Buck1, LDO1 and LDO2 can be configured as the PLSW (PMOS type load switch). When the rails become to PLSWs, they keep the overvoltage and overcurrent limit but no undervoltage protection. Please take care to use the rails when they are modified as the load switches. LDO1 can also become NLSW (NMOS type load switch) for lower input voltage and higher output current use. Because the max voltage inside RT5142, AVIN (range: 2.5V – 3.8V), will be as the NMOS gate driver voltage, the higher input voltage as the NLSW input source will cause the larger delta voltage between input and output.


The Buck4 can be configured as the LDO. The LDO has the all set protections which are overvoltage, undervoltage and overcurrent limit. If the delta voltage between input voltage and output voltage is small, using

the Buck4 as the LDO will get better efficiency than as the Buck4 converter.

Note that if the original rail become to the other type regulator, their rails' on/off sequence and their current rating setting will be different. Please see the Electrical Characteristics Section for the more detailed SPEC.

I²C Interface

A general-purpose serial interface to control and monitor the configuration registers is provided in the RT5142 and its I²C slave address is 0x25. This serial interface supports the I²C protocol 2.1 with standard slave mode (100Kbps), fast mode (400Kbps) and high speed mode (3.4Mbps). A multiple bytes reading or writing over the I²C interface of the RT5142 can also be done with standard slave mode (100Kbps) and fast mode (400Kbps). When performing a multiple byte read or write, the RT5142 will automatically increase to the next address for subsequence byte (see Figure 4).



Copyright © 2023 Richtek Technology Corporation. All rights reserved.

RICHTEK is a registered trademark of Richtek Technology Corporation.



The user can modify the output voltage, fault threshold, interrupt masks, etc..., via the I²C interface. There are two types of the registers as the following descriptions:

Volatile Registers – These include R/W (Read and Write), RO (Read only) and W1C (Write 1b to clear this bit). After the AVIN > (UVLO + 100mV) = 2.6V, the user can modify the R/W register values to change the register functions. The RO registers are used to provide the rails' status and RT5142 information such as various ID numbers. W1C type means that writing a 1b into the bit will clear itself and become to 0b. Any changes to these volatile registers are lost when AVIN is under 2.5V. The default values are fixed and cannot be modified.

Non-Volatile Registers – These include R/W and RO. After the AVIN > (UVLO + 100mV) = 2.6V, the user can modify the R/W register values to change the register functions. The RO registers are used to provide the rails' status and RT5142 information such as various ID numbers. Any changes to these volatile registers are lost when AVIN is under 2.5V. The default values can be modified at the factory to optimize IC functionality for specific applications. Please contact RichTek for custom configurations to meet the system requirement.

State Machine

The RT5142 contains an internal state machine which has six states. The definition of the states described as below are related to various signals such as, AVIN, POWER_DIS, Sleep1, Sleep2 and some related register settings. The followings are the classifications about the states.

· Off State

If AVIN goes to under "UVLO + HYS" voltage from 0V, all the internal circuits of RT5142 do not work at this status.

Standby State

If AVIN is between "UVLO + HYS" voltage and SYSMON voltage or AVIN is over AVIN_OV voltage, the internal digital controller of RT5142 starts to work. Once the digital core is alive, it will process the step of reloading register values from the efuses configuration. After completed the reload step, any register function

value still can be modified via the I^2C interface. In addition, RT5142 also stays in the "Standby State" when AVIN range is in the normal operation with PWRDIS = H.

The only way for the register values of RT5142 reloaded from the efuse is the state machine changing from Off State to Standby State. Please also note that RT5142 only downloads the efuse codes configuration, form the level status of the GPIO2/3/4/6's, into the corresponding register addresses when the digital core is from off state to on state.

Normal State

If AVIN is in the range between SYSMON voltage and VIN OVP voltage and POWER DIS = L, the rails will follow their GPIOs' setting and their internal configurations of the time slot functions (X TIME SLOT), turn-on delay functions (X ON DLY) and the soft-start time functions (X SST SEL) to do power up sequence. Once the GPIO1 signal, as nRESET, raises up to high level, the RT5142 gets the power good flags and stays in the Normal State. The above description occurs from standby state to normal state.

At Normal State, a rail can be controlled to ON/OFF with configuring the X_EN register function. If the rail power up via setting X_EN from b0 to b1, it will just follow X_SST_SEL function setting to do soft-start immediately with ignoring any configured delay time. Please note if the rails' X_TIME_SLOT = b00 (disabled setting), the rail will always keep off with ignoring any configuring signal.

Sleep1/Sleep2 State

When RT5142 works at Normal State, it will go to "Sleep State" if one of the following conditions is satisfied:

- ► A GPIOx which is set to SLEEP1 function goes from high voltage to low voltage. The state machine of the RT5142 will go to Sleep1 State.
- ▶ A GPIOx which is set to SLEEP2 function goes from high voltage to low voltage. The state machine of the RT5142 will go to Sleep2 State. Please note the priority of the rail's off state in the Sleep1 function and Sleep2 function are higher. If one of the rail's off state in the Sleep1 function or in the Sleep2 function gets

Copyright © 2023 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

RT5142

real, the rail will power off with PMIC changing to Sleep1/2 State.

▶ Besides external hardware signal controlling the sleep mode, RT5142 also apply the software control via I²C interface to enable sleep mode. If set SLEEP1_EN/SLEEP2_EN function to b1, the PMIC will go to sleep mode.

When RT5142 changes from normal mode to sleep mode, the rails will follow SLEEP1/2_REG setting to do power off. Especially, only the Buck3 can change its voltage from B3_SEL to B3_DVS_SEL, if Buck3 keeps alive with entering sleep mode. All the alive rails will disable some internal circuit to enter low power mode to reduce the VIN supply current for power saving when RT5142 is at Sleep State.

RT5142 can easily go back to normal state from sleep state with disabling the sleep mode condition. For back to normal state, the disabled rails will follow their X_ON_DLY function, X_WAKEUP_DELAY function and X_SST_SEL function to do their wake up sequence.

Thermal Recovery State

When the die temperature of RT5142 hits critical overtemperature event (~150°C), all the rails force to do power off but the digital controller keeps alive. The PMIC stays at the Thermal Recovery State. The PMIC will go back to normal state when the die temperature is lower than 125°C.

· Latch-Off State

If any rail gets the fault flag of overvoltage event or undervoltage event, the fault rail will open its power stage and the others will do power discharge at the same time. After power off the rails, RT5142 will latch off all rails but the I²C still works. Users can read back the fault information via the I²C interface to understand which rail gets the fault flag.

The only way to disable the latch-off state is make AVIN lower than UVLO voltage. It means that the PMIC should go to "Off State" to let digital controller loss power to remove the latch-off state.

Copyright © 2023 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.






Figure 5. RT5142 State Machine

Sequence Diagram

The RT5142 starts a power up sequence when AVIN > SYSMON threshold voltage, and the device shuts down with VIN < UVLO falling threshold voltage. The RT5142 applies sleep mode to power off some rails, lower down the buck3 output voltage and turn the alive rail to low power mode for saving power consumption. All the rails will be back to normal operation when RT5142 goes to normal state from the sleep state. The power on/off sequence and sleep off/wake up sequence of all rails in the RT5142 are shown in Figure 6, Figure 7 and Figure 8.




Figure 6. Power Up/Off Sequence and Sleep Off/Wake Up Sequence for GPIO3 = Hz.






Figure 7. Power Up/Off Sequence and Sleep Off/Wake Up Sequence for GPIO3 = L.




Figure 8. Power Up/Off Sequence and Sleep Off/Wake Up Sequence for GPIO3 = H.

Copyright © 2023 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

DS5142-00 April 2023



TIME_SLOT, ON_DLY, WAKE_UP_DLY and OFF DLY

RT5142 embeds four timers to build the power up sequence, sleep off sequence and wake up sequence for every rail. These four timers are TIME_SLOT, WAKE_UP_DLY, ON_DLY and OFF_DLY. All their functions are described below:

- TIME_SLOT timer: This timer is used to design the enable delay time of the buck converter or the LDO with discrete regulated duration during the power up sequence. The time slot applies the enable delay time from 0ms to 3.75ms with 0.25ms step resolution. The enable delay time = 0ms is counted from AVIN = SYSMON with the additional delay of "10μs and Start Up Delay" and the Start Up Delay is 250μs. Please note that if set the Time_Slot register of a rail to 0x00, the rail will never power up with any sequence. The register of the Time_Slot for enable delay time = 0ms should be 0x01.
- 2. WAKE_UP_DLY timer: This timer is used to design the enable delay time of a regulator during the wake up sequence. The options of the WAKE_UP_DLY function are planned as 0μs, 250μs, 500μs, 750μs, 1000μs, 2000μs, 4000μs and 8000μs. The wake up delay time = 0μs is counted from the rising edge of the Sleep1/2 signal with the additional delay of "EXIT TIME" and the EXIT TIME is less than 1μs. Without wake up delay time setting to all regulators, they will raise up at the same time during wake up sequence.

- 3. ON_DLY: The ON_DLY timer is used for the additional delay time to a rail's enable signal from 0 to 1 during the power up sequence and the wake up sequence. It means that the total delay time of a rail in the power up sequence is "TIME_SLOT + ON_DLY"; the total delay time of a rail in the wake up sequence is "WAKE_UP_DLY + ON_DLY".
- 4. OFF_DLY: The OFF_DLY timer is only used for the delay time to a rail's enable signal from 1 to 0 during sleep off sequence. All rails without OFF_DLY setting will power off at the same time during the sleep off sequence.

All the rails in the power-off sequence, when AVIN < UVLO or PWR_DIS = L, always do discharge off at the same time. The OFF_DLY will not apply the delay time to the regulator in the power-off sequence. Please see the below table for the functions of the four timers to all the sequences:

Table 74. The Delay Time Contributions of the Timer Register Functions to the Sequences.

Sequence	TIME_SLOT	WAKE_UP_DLY	ON_DLY	OFF_DLY
Power up	Yes		Yes	
Sleep off		1		Yes
Wake up		Yes	Yes	
Power off				

RT5142

B1/B2_EN

The priority of B1/B2_EN signals, compared with Sleep1 and Sleep2, is the lowest. If B1/B2_EN = H before AVIN > SYSMON, the Buck1 and Buck2 will follow the delay time configured from the time slot function and on delay time function to power up. If B1/B2_EN keeps L after AVIN > SYSMON, the Buck1 and Buck2 will stay at off during the power up sequence. And then the Buck1 and Buck2 will follow the delay time configured from the wake up delay time and on delay time to power up when setting B1/B2_EN to H at normal operation status.

VOUT_LOW

The RT5142 provides the VOUT_LOW function to prevent the error power up sequence due to the higher residue voltage on the larger output capacitors. Without VOUT_LOW function, RT5142 has the opportunity to do the power down sequence and then power up sequence in a very short time by following the low short-pulse from AVIN or the high short-pulse from PMIC_DIS signal. It will cause the following fact that all the outputs still keep higher residue voltages to do the power up sequence, because there is no enough time to discharge their output voltages. The result of the above will make the system stop working due to the wrong rails' power up sequence.

The VOUT_LOW function can be enabled by configuring VOUTLOW_MASK_BIT in the TOP_CTRL_REG into b0. If enabling the VOUT_LOW function, RT5142 will not enable the power up sequence with any rail of RT5142 being higher than 200mV. Through this function, it can make sure that RT5142 provides the right power up sequence to the system.

EXT_ENx_O

RT5142 provides additional two external enable signals to control the external converters for supporting larger current rating or expanding more rails to use. Any of the GPIO2 ~ GPIO8 can be configured as the output signal, EXT_EN1_O or EXT_EN2_O. The GPIOx as the EXT_ENx_O can join the power up sequence or use manual operation to power up via I²C Interface or sending input triggered signal to another GPIOx. The EXT_ENx_O_INPUT_SEL function apply four

selections to trigger EXT_ENx_O to issue enable signal and the EXT_ENx_O_TIME_SLOT function and EXT_ENx_DELAY function contribute the delay time to meet the power up sequence. Please see the following descriptions for more detail about the configuration of the EXT_ENx_O:

- EXT_ENx_O_INPUT_SEL = Rail's POK and its delay time is effected by EXT_ENx_DELAY.
 - The EXT_ENx_O will follow the selected rail's power good configured by EXT_ENx_POK_SEL function to issue the enable signal after a delay time. Please note there is always an offset delay time about 250µs when the Rail's POK is set as the input triggered signal to EXT_ENx_O.
- 1. EXT_ENx_O_INPUT_SEL = EXT_ENx_I and its delay time is effected by EXT_ENx_DELAY.
 - The EXT_ENx_O will follow an external high level signal received by the GPIO5/6/7/8, configured by EXT_ENx_POK_SEL function and EXT_ENx_I_SEL function, to issue its enable signal after a delay time. Please make sure that the configurations of EXT_ENx_O and EXT_ENx_I are assigned to different GPIOx.
- EXT_ENx_O_INPUT_SEL = the command from the I2C interface and there is no delay time.
 - The EXT_ENx_O can set to follow the command from the I²C interface. The register address for the command is located at GPIOx_GENERAL_CTRL function. Write 00b to pull down EXT_ENx_O as low level signal and 01b to pull high EXT_ENx_O as high level signal.
- 3. EXT_ENx_O_INPUT_SEL = EXT_ENx_O_Time_Slot and its delay time just come from the time slot setting.
 - The EXT_ENx_O will follow the delay time configured by EXT_ENx_O_Time_Slot function to issue the enable signal during the power up sequence of RT5142. Please note there is always an offset delay time about $400\mu s$ when EXT_ENx_O sets to follow its time slot.

EXT_ENx_O will just power up with the above descriptions, and it does not go low until RT5142 is forced to process the power down sequence which is caused by the protection, such as VIN OV, OT,

Copyright © 2023 Richtek Technology Corporation. All rights reserved.

RICHTEK is a registered trademark of Richtek Technology Corporation.



PWR_DIS = H, and output rails suffering OV and UV. After the PMIC finishes the power up sequence, the only way for controlling EXT_ENx_O to low level signal at normal operation is to configure EXT_ENx_O to follow the I²C command.

SYSMON, SYSWARN and POK_OV

SYSMON is the configurable threshold voltage for monitoring AVIN and the threshold can be configured from 2725mV to 3100mV with the 25mV step resolution. When the AVIN is over the SYSMON Vth, RT5142 can enable the rail's power up sequence.

SYSWARN is the warning signal to alarm that the AVIN voltage is lower than SYSWARN monitored voltage. The SYSWARN alarmed voltage can be configured from 2775mV to 3150mV with the 25mV step resolution. Same as SYSWARN, POK_OV is also the warning signal to alarm that the AVIN voltage is higher than POK_OV monitored voltage. The POK_OV monitored voltage has two selections, 3.5V and 3.8V. The system can monitor AVIN as the input source power good by the two signals, SYSWARN and POK_OV.

The indication bits for SYSMON, SYSWARN and POK_OV are listed in the TOP_STATUS_REG. These three bits are designed as real time reaction. Their corresponding bits will show real status when the AVIN voltage is over their setting threshold voltage. It means that if POK_OV bit in the TOP_STATUS_REG shows b1, the AVIN is over POK_OV monitored voltage. It should keep the POK_OV bit = b0 to keep the AVIN in the correct operational range. For SYSMON and SYSWARN indication signals, they will show b0 when the AVIN is lower than their configured monitored voltage. Please keep the indication signals of SYSMON and SYSWARN to b1 for normal operation.

AVIN_OV and AVIN UVLO

Once the AVIN is over the SYSMON voltage, the PMIC starts to work. SYSWARN and POK_OV can be used to monitor the AVIN voltage. If the AVIN is under SYSWARN or over POK_OV, the fault status can be sent by nIRQ signal to warn the system. When AVIN is under than SYSWARN (even under than SYSMON) or over than POK_OV, the PMIC still work with the warning status. But if the AVIN continues getting worse to be

under AVIN UVLO or be over AVIN OV, the PMIC will force to shut down to protect itself and the backend circuits. Please refer to "State Machine" section for more details.

Status and Flag

The monitored AVIN Status, OT, nRESET and nIRQ in the TOP_STATUS_REG and the monitored Outputs' POK Status in the RAIL_STATUS_REG are all real-time-reaction signal. They are designed as level-triggered signals. When the signal is real (equal to 1), the corresponding bit will also show high level. On the other hand, the bit equal to low level will indicate that the false status is in the corresponding monitored function.

The status of the Outputs' PBAD flags in the RAIL_FLAGx are used to record that the PBAD events issued once. They are designed as edge-triggered signals. If a fault of a rail happens, the related PBAD bit will record the real status at the same time. And then the corresponding PBAD bit will lock the issued PBAD signal even the rail's fault is removed. Read the bit will make the I²C interface from the "Master Bus" get the real state, but RT5142 will clear the bit to false state (equal to b0) if the PBAD event is removed.

TOP_STATUS_REG, RAIL_STATUS_REG and RAIL_FLAG_REG are the fault codes system used to record what happen in the present. When the power system of the SSD application gets a problem, reading back the register values from the fault codes system can help the user easily understand what is/was going on.

nIRQ (Negative Interrupt Request)

The nIRQ system also belongs to the fault codes system. All the faults happen under RT5142 operation will be record by the corresponding internal register functions. The nIRQ system can decide which fault to be exported to SSD system.

There are two embedded register functions, nIRQ_CLEAR and nIRQ_MASK, in the nIRQ system. The nIRQ_CLEAR has two functions:

▶ One is used to record the fault flag from the TOP_STATUS, RAIL_STATUS and RAIL_FLAGx register.

RT5142

The other is designed to write a b1 into self to clear the record of the fault flag from the first function description.

The record function is designed to edge-trigger and lock-out behavior. Once the bit is recorded to b1, the bit will remain locked until it is cleared following step 2 or AVIN is under UVLO voltage.

The nIRQ_MASK function is used to decide that nIRQ output (active low) will monitor the fault built in the nIRQ_CLEAR. If the fault is recorded but masked by the nIRQ system, nIRQ output will ignore the record fault. If the fault is recorded and un-masked, the GPIOx as the nIRQ will output low-level signal (see Figure 9).




Figure 9. The Relation Chart for nIRQ, Clear and Mask

Power Disable (PWRDIS)

PWRDIS is the main on/off signal to the power down/up sequence of the RT5142. However, it will not enable the behavior of the register values re-loaded from the EFUSE with PWRDIS = H to L. PWRDIS_DELAY_TIME function can delay the PWRDIS signal to the power-off sequence of the RT5142. When PWRDIS = L with AVIN in the normal range, RT5142 will enable the power up sequence immediately. The power off delay time can be set as 0ms, 0.5ms, 1ms, 2ms, 4ms, 8ms and 16ms. If users want to disable this function, please set PWRDIS_DELAY_TIME = 0x7 to make RT5142 ignore PWRDIS function.

Copyright © 2023 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature T_J(MAX), listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow. and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

 $PD(MAX) = (TJ(MAX) - TA)/\theta JA$

where T_{J(MAX)} is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-toambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance, θ_{JA} , is highly package dependent. For a WL-CSP-36B 2.66x2.70 (BSC) package, the thermal resistance, θ_{JA} , is 26.6°C/W on a standard JEDEC 51-7 high effective-thermal-conductivity fourlayer test board. The maximum power dissipation at TA = 25°C can be calculated as below:

 $PD(MAX) = (125^{\circ}C - 25^{\circ}C)/(26.6^{\circ}C/W) = 3.75W$ for a WL-CSP-36B 2.66x2.70 (BSC) package.

The maximum power dissipation depends on the operating ambient temperature for the fixed T_{J(MAX)} and the thermal resistance, θ JA. The derating curves in Figure 10 allows the designer to see the effect of rising ambient temperature on the maximum dissipation.




Figure 10. Derating Curve of Maximum Power Dissipation

Layout Considerations

Layout is very important in high frequency switching converter design. The PCB can radiate excessive noise and contribute to converter instability with improper layout.

Power components should be placed on the same side of board, with power traces routed on the same layer. If it is necessary to route a power trace to another layer, choose a trace in low di/dt paths and use multiple vias for interconnection. When vias are used to connect PCB layers in the high current loop, it should has enough vias to reduce the path impedance as possible. The width of power trace is decided by the maximum current passing through. With enough width and vias, the resistance of the entire power trace can be minimized to improve the performance of the converter. Below are some other layout guidelines which should be considered:

- ▶ Place the input decoupling capacitors as close as possible to VIN pins (ie. AVIN, VINLDO1, VIN_B1, VIN_B2, VIN_B3, VIN_B4). Input capacitor can provide instant current to the converter when highside turns on. It is better to connect the input capacitors to VIN pins directly with a trace on the same layer. It is preferable to connect the decoupling capacitors directly to the pins without using vias.
- ▶ Place the inductors close to LX pins (ie. SW_B1, SW_B2, SW_B3 and SW_B4) and the power trace between them should be wide and short. Using the wide and short trace to minimize the ESR will gain better efficiency. Additionally, this trace copper area provides a heat sink of the inductor and the internal MOSFETs. Do not make the area of the node small by using narrow traces, keep the area as wide as possible without affecting other paths. However, the largest voltage and current variation also happen on the trace of SW_Bx, it should keep any sensitive trace far away from this node.
- ▶ For feedback signals FB_B1, FB_B2, FB_B3 and FB_B4, the sensing point which detects the output voltage must be connected after output capacitor, and

www.richtek.com



keep the trace far away from the switching node or inductor. In addition, the current through the FB_Bx trace should be very small. Please place the feedback network as close to the chip as possible.

- ▶ Place the output capacitors close to LDO1, LDO2 and the output side of the Bx inductor to minimize trace inductance.
- ▶ The GND pins should be connected to a strong ground plane for heat sinking and noise protection.




Suggested Inductors for Typical Application Circuit

Component Supplier	Part No.	Inductance (μH)	Dimensions (mm)	Note
Cyntec	HTTD32251B-R47MMR	0.47	3.2 x 2.5 x 1.2	L1, L3
Cyntec	HMMQ20161B-R47MDR	0.47	2 x 1.6 x 1.2	L2, L4

Recommended Component Selection for Typical Application Circuit

Component Supplier Part No.		Capacitance (μF)	Case Size
MURATA	GRM155R60J225ME01	2.2	0402
MURATA	GRM188R60J106ME47	10	0603
MURATA	GRM188R60J226ME15	22	0603

Outline Dimension




Comple of	Dimensions I	In Millimeters	Dimension	s In Inches
Symbol	Min	Max	Min	Max
А	0.500	0.600	0.020	0.024
A1	0.170	0.230	0.007	0.009
b	0.240	0.300	0.009	0.012
D	2.660	2.740	0.105	0.108
D1	2.0	000	0.0)79
E	2.620	2.700	0.103	0.106
E1	2.0	000	0.0)79
е	0.4	100	0.0)16
ccc	0.0)20	0.0	001

36B WL-CSP 2.66x2.70 Package (BSC)



Footprint Information




Dookogo	Number of	umber of Type -		Footprint Dimension (mm)			
Package	Pin			Α	В	Tolerance	
WL CSD2 66v2 70 26/DSC)	OSD2 (C) 2 70 2C/DSC)		0.400	0.240	0.340	.0.025	
WL-CSP2.66x2.70-36(BSC)	36	SMD	0.400	0.270	0.240	±0.025	




Packing Information

Tape and Reel Data



Package Type	Tape Size (W1) (mm)	Pocket Pitch (P) (mm)	Reel Si	ze (A) (in)	Units per Reel	Trailer (mm)	Leader (mm)	Reel Width (W2) Min./Max. (mm)
WL-CSP 2.66x2.70	8	4	180	7	3,000	160	600	8.4/9.9



- C, D and K are determined by component size.

 The clearance between the components and the cavity is as follows:
- For 8mm carrier tape: 0.5mm max.

Tape Size	W1	F	РВ		F		Ø٦		Н	
Tape Size	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.
8mm	8.3mm	3.9mm	4.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	0.6mm

Copyright © 2023 Richtek Technology Corporation. All rights reserved.

RICHTEK

is a registered trademark of Richtek Technology Corporation.

DS5142-00 April 2023



Tape and Reel Packing

Step	Photo/Description	Step	Photo/Description
1	DOCATELA CAMPAR. THE STATE OF	4	
	Reel 7"		12 inner boxes per outer box
2	NOTE OF THE PARTY	5	RICHTEK PARADIAN PARA
	Packing by Anti-Static Bag		Outer box Carton A
3	RICHTEK S OF HEAT OF THE PROPERTY OF THE PROPE	6	
	3 reels per inner box Box A		

Container	Reel		Вох					Carton			
Package	Size	Units	Item	Size(cm)	Weight(Kg)	Reels	Units	Item	Size(cm)	Boxes	Unit
WL-CSP	7"		Box A	18.3*18.3*8.0	0.1	3	9,000	Carton A	38.3*27.2*38.3	12	108,000
2.66x2.70		3,000	Box E	18.6*18.6*3.5	0.03	1	3,000	For Combined or Un-full Reel.			



Packing Material Anti-ESD Property

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
Ω /cm ²	10 ⁴ ~ 10 ¹¹					

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2023 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

RT5142



Datasheet Revision History

Version	Date	Description	Item
00	2023/4/6	Final	