







**RT5147** 

## **Power Management Unit Total Power Solution for SSD**

## 1 General Description

The RT5147 provides a highly-integrated multichannel system power management solutions designed to fulfill the performance, efficiency, and feature requirements of SSD applications.

It features four buck regulators and two LDOs, delivering multiple output voltages to accommodate various applications with different Voltage Identification (VID) requirements. The power-on sequence is configurable, offering enhanced flexibility for system design.

Additionally, the RT5147 is equipped with eight configurable GPIO pins to meet diverse system hardware control requirements. These GPIOs can be programmed for a variety of functions, including PWRDIS, Sleep, and Deep Sleep settings for PMIC state machine control, Enable/Disable settings for Buck1 and Buck2, VID control settings for Buck3 and Buck4, nRESET pin functionality to monitor PMIC power-good status, and configuration as External Enable (External\_EN) and External Power-Good (External\_PG) signals. Furthermore, the GPIOs support three-state configuration through the I<sup>2</sup>C interface when operating in the normal mode. The RT5147 is designed to operate recommended junction temperature range of -40°C to 125°C, and an ambient temperature range of -40°C to 85°C.

## 2 Applications

SSDs

## 3 Marking Information



3T: Product Code XXYY: Wafer ID with Check Sum CCC-RRR: IC Coordinate (X, Y) YMDAN: Date Code

### 4 Features

- Input Supply Voltage Range: 2.7V to 3.7V
- Highly Efficient Programmable Regulators
  - BUCK 1: 1.7V to 2.9V, 20mV per Step; 4A
  - BUCK 2: 0.5V to 1.3V, 10mV per Step; 2A
  - BUCK 3: 0.5V to 1.3V, 10mV per Step; 4A
  - BUCK 4: 0.9V to 2.0V, 10mV per Step; 2A
  - LDO 1: 1.0V to 2.7V, 50mV per Step; 400mA
  - LDO 2: 1.0V to 2.7V, 50mV per Step; 400mA
- Configurable Outputs
  - ±1.5% Feedback Voltage Accuracy for Full Temperature Range (-40°C to 125°C)
  - DVS Change for All Bucks via I<sup>2</sup>C Interface
  - Enable Time for All VRs
  - Soft-Start Time for All VRs
  - Selectable Switching Frequency for Every Buck Rail
- Input OV/UV Warning Indication and Fault Protection
- Output OV/UV/OC Fault Protection
- Over-Temperature Protection
- Diode Emulation Mode for Light-Load and High Efficiency Operation
- Buck2 and Buck3 Support DVS without I<sup>2</sup>C
   Command at Sleep Mode
- Non-Volatile Register Configurability
- I<sup>2</sup>C Interface 400kHz/1MHz/3.4MHz
- 8 Multi-Function GPIOs for Control and Command Unit
  - nRESET\_N for ASIC
  - IRQ N Interrupt Flag
  - PWRDIS, SLEEP1, SLEEP2
  - Enable/Disable Settings for Buck1 and Buck2
- 2 Sets of EXT\_EN\_I and EXT\_EN\_O
- SYSMON Can Only be Set by GPIO5
- Buck1/2/3/4 and LDO1/2 Selection by GPIOx

1



## **5 Ordering Information**



#### Note 1.

Richtek products are Richtek Green Policy compliant and marked with (1) indicates compatible with the current requirements of IPC/JEDEC J-STD-020.


#### **Part Number Version Table**

Part Number					,	VOUT (V)			
	GPIOx Status		BUCK1	BUCK2 (B2)	BUCK3 (B3)	B2/B3	BUCK4	LDO1	LDO2
			(B1)	Normal	Normal	Sleep	(B4)	(L1)	(L2)
	Н	3.3	PLSW	BUCK = 0.91	BUCK = 0.78	BUCK = 0.68	BUCK = 1.1	LDO = 1.8	LDO = 1.8
RT5147WSC-01	Hi-Z	3.3	BUCK = 2.5	BUCK = 0.91	BUCK = 0.78	BUCK = 0.68	BUCK = 1.2	LDO = 1.8	Х
	L	3.3	BUCK = 2.5	BUCK = 0.91	BUCK = 1.2	BUCK = 0.68	BUCK = 1.2	LDO = 2.5	PLSW

#### Note 2.

- GPIO2 controls BUCK1 and BUCK2, GPIO3 controls BUCK3, GPIO4 controls BUCK4 and LDO1, and GPIO6 controls LDO2.
- PLSW = P-type Load Switch.

## 6 Simplified Application Circuit



www.richtek.com




## **Table of Contents**

1		ral Description			16.8	AVIN Overvoltage Protection (AVIN OVP)	36
2		cations			16.9	AVIN Undervoltage-Lockout (AVIN UVLO	) -37
3		ng Information			16.10	Over-Temperature Protection (OTP)	37
4		res			16.11	Protection Functions	
5	Order	ing Information	2		16.12	Rails Configuration	
6		ified Application Circuit			16.13	I <sup>2</sup> C Interface	
7		onfiguration			16.14	State Machine	
8	Funct	ional Pin Description	4		16.14.1	•	
9	Funct	ional Block Diagram	7			Standby State	
10		ute Maximum Ratings				Normal State	
11		mmended Operating Conditions				Sleep1/Sleep2 State	
12		ical Characteristics				Thermal Recovery State	
13		al Application Circuit			16.14.6	Recovery State	
14		al Operating Characteristics			16.15	Sequence Diagram	41
15	Opera	ition			16.16	TIME_SLOT, ON_DLY,	
	15.1	Buck Converter				WAKE_UP_DLY, and OFF_DLY	
	15.2	Buck Overcurrent Protection (OCP)			16.17	B1/B2_EN	
	15.3	Buck Undervoltage Protection (UVP)			16.18	VOUT_LOW	
	15.4	Buck Overvoltage Protection (OVP)			16.19	EXT_ENx_O	
	15.5	Linear Dropout Regulator (LDO)			16.20	SYSMON, SYSWARN, and POK_OV	
	15.6	Over-Temperature Protection (OTP)			16.21	AVIN_OV and AVIN UVLO	
	15.7	GPI01			16.22	Status and Flag	
	15.8	GPI02			16.23	nIRQ (Negative Interrupt Request)	47
	15.9	GPIO3			16.24	Power Disable (PWRDIS)	48
	15.10	GPI04	-		16.25	B2/B3_DVS_EN_SLEEPx	
	15.11	GPI06			16.26	Thermal Considerations	
	15.12	GPIO5/7/8			16.27	Layout Considerations	
16	Applic	cation Information		17	Function	onal Register Description	51
	16.1	Bucker Converter			17.1	Registers Configuration	53
	16.2	Inductor Selection		18		e Dimension	
	16.3	C <sub>IN</sub> and C <sub>SYS</sub> Selection		19		int Information	
	16.4	Cout Selection		20		g Information	
	16.5	Overcurrent Protection (OCP)			20.1	Tape and Reel Data	
	16.6	Undervoltage Protection (UVP)			20.2	Tape and Reel Packing	
	16.7	Overvoltage Protection (OVP)	36		20.3	Packing Material Anti-ESD Property	
				21	Datash	neet Revision History	- 109



## 7 Pin Configuration

### (TOP VIEW)



WL-CSP-36B 2.66x2.70 (BSC)

## **8 Functional Pin Description**

Pin No.	Pin Name	Pin Function
A1, A2	SW_B1	Switch node of Buck1. It is internally connected to the drain terminal of the high-side MOSFET and the drain terminal of the low-side MOSFET. Connect these pins to the output inductor and keep the sensitive trace and signals away.
A3, B3, B4	PGND12	Power stage ground for Buck1 and Buck2. This is the ground return path for the low-side power MOSFETs and drivers of Buck1 and Buck2. To minimize the parasitic impedance and thermal resistance, it is essential to directly solder this ground to a large PCB Power Ground (PGND) plane and to incorporate thermal vias beneath the PGND pin.
A4	SW_B2	Switch node of Buck2. It is internally connected to the drain terminal of the high-side MOSFET and the drain terminal of the low-side MOSFET. Connect this pin to output inductor and keep the sensitive trace and signals away.
A5	VIN_B2	Buck2 Input voltage pin. It is internally connected to the source terminal of Buck2 high-side MOSFET. It is necessary to connect a ceramic capacitor (C = $10\mu\text{F}/0603$ ) as close as possible from the VIN_B2 pin to the PGND12 pin.
A6	VIN_LDO1	LDO1 input supply. It is necessary to connect a ceramic capacitor (C = $2.2\mu\text{F}/0402$ ) as close as possible from the VIN_LDO1 pin to the PGND pin.
B1, B2	VIN_B1	Buck1 input voltage pins are internally connected to the source terminal of Buck1 high-side MOSFET. It is necessary to connect a ceramic capacitor (C = $10\mu\text{F}/0603$ ) as close as possible from the VIN_B1 pin to the PGND12 pin.
B5	FB_B2	Buck2 feedback sense for output regulation. It is used to detect output voltage status for OVP, UVP, and Power Good of Buck2. Connect it to the Buck2 output capacitor.
В6	LDO1	LDO1 output. To ensure stability of the LDO, it is recommended to connect the pin to a ceramic capacitor (C = $2.2\mu F/0402$ ).
C1	GPIO3	By default, GPIO3 is set as an EXT_EN1_O output pin with an Open Drain configuration, which requires the use of an external pull-up resistor. Once the AVIN voltage exceeds the UVLO threshold, the user can select GPIO3 to perform one of the other nine available functions.




Pin No.	Pin Name	Pin Function
C2	GPIO7	By default, GPIO7 serves as a PWRDIS (Power Disable) input pin with an open drain configuration, which requires the use of an external pull-up resistor. Once the AVIN voltage exceeds the UVLO threshold, the user can select GPIO7 to perform one of the other nine available functions.
C3	FB_B1	Buck1 feedback sense for output regulation. It is used to detect output voltage status for OVP, UVP, and Power Good of Buck1. Connect it to the Buck1 output capacitor.
C4	AGND	Ground of internal analog circuitry. AGND must be connected to the PGND plane through a single point.
C5	GPIO6	By default, GPIO6 is set as an EXT_EN1_O output pin with an open drain configuration, which requires the use of an external pull-up resistor. Once the AVIN voltage exceeds the UVLO threshold, the user can select GPIO6 to perform one of the other nine available functions.
C6	LDO2	LDO2 output. To ensure stability of the LDO, it is recommended to connect it to a ceramic capacitor (C = $2.2\mu F/0402$ ).
D1	GPIO2	By default, GPIO2 is set as an EXT_EN1_O output pin with an open drain configuration, which requires the use of an external pull-up resistor. Once the AVIN voltage exceeds the UVLO threshold, the user can select GPIO2 to perform one of the other nine available functions.
D2	SCL	I <sup>2</sup> C clock pin. This pin is the input of the serial bus clock signal.
D3	SDA	I <sup>2</sup> C data pin. This pin is the input and output of the serial bus data signal.
D4	GPIO5	GPIO5 is pre-configured as an nIRQ (Negative Interrupt Request) output pin with an open drain configuration, which requires the use of an external pull-up resistor. Once the AVIN voltage exceeds the UVLO threshold, the user can select GPIO5 to perform one of the other nine available functions.
D5	FB_B3	Buck3 feedback sense for output regulation. It is used to detect output voltage status for OVP, UVP, and Power Good of Buck3. Connect it to the Buck3 output capacitor.
D6	AVIN	Input voltage pin of internal analog circuitry. Connecting the ceramic capacitor (C = $2.2\mu F/0402$ ) as close as possible from the AVIN pin to the AGND pin is necessary. It is also used to detect input voltage status for VIN OV and UV.
E1	FB_B4	Buck4 feedback sense for output regulation. It is used to detect output voltage status for OVP, UVP, and Power Good of Buck4. Connect it to the Buck4 output capacitor.
E2	GPIO8	By default, GPIO8 is configured as a Sleep Mode 2 input pin with an open drain configuration, which requires the use of an external pull-up resistor. Once the AVIN voltage exceeds the UVLO threshold, the user can select GPIO8 to perform one of the other nine available functions.
E3	GPIO1	GPIO1 is an output pin dedicated to the nRESET signal. Following the power-up sequence of Buck1, the state of nRESET provides an indication of the PMIC's status: nRESET = H indicates PMIC is in a Power-Good (PG) state, whereas nRESET = L indicates a Power Bad (PBAD) status.
E4, F3, F4	PGND34	Power Stage Power Ground for Buck3 and Buck4. This is the ground return path for the low-side power MOSFETs and drivers of Buck3 and Buck4. To minimize the parasitic impedance and thermal resistance, it is essential to directly solder this ground to a large PCB Power Ground (PGND) plane and to incorporate thermal vias beneath the PGND pin.



Pin No.	Pin Name	Pin Function
E5	GPIO4	GPIO4 is initially set as an EXT_EN1_O output pin with an open drain configuration, which requires the use of an external pull-up resistor. Once the AVIN voltage exceeds the UVLO threshold, the user can select GPIO4 to perform one of the other nine available functions.
E6	VIN_B3	Buck3 input voltage pin. It is internally connected to the source terminal of the Buck3 high-side MOSFET. It is necessary to connect a ceramic capacitor (C = $10\mu\text{F}/0603$ ) as close as possible from the VIN_B3 pin to the PGND34 pin.
F1	VIN_B4	Buck4 input voltage pin. It is internally connected to the source terminal of the Buck4 high-side MOSFET. It is necessary to connect a ceramic capacitor (C = $10\mu\text{F}/0603$ ) as close as possible from the VIN_B4 pin to the PGND34 pin.
F2	SW_B4	Switch node of Buck4. It is internally connected to the drain terminal of the high-side MOSFET and the drain terminal of the low-side MOSFET. Connect this pin to the output inductor and keep the sensitive trace and signals away.
F5, F6	SW_B3	Switch node of Buck3. It is internally connected to the drain terminal of the high-side MOSFET and the drain terminal of the low-side MOSFET. Connect this pin to the output inductor and keep the sensitive trace and signals away.



## 9 Functional Block Diagram





## 10 Absolute Maximum Ratings

### (Note 3)

Supply Input Voltage, VIN	-0.3V to $6V$
• VIN_B1, VIN_B2, VIN_B3, VIN_B4, AVIN, VIN_LDO1	-0.3V to $6V$
• SWx to PGNDx (DC)	-0.3V to $6V$
• SWx to PGNDx (<100ns)	-0.3V to $6.5V$
• SWx to PGNDx (<10ns)	-2.5V to 9.0V
• PGNDx to AGNDx	0.3V to 0.3V
Other Pins to AGNDx	-0.3V to 6V
• Power Dissipation, P <sub>D</sub> @ T <sub>A</sub> = 25°C	
WL-CSP-36B 2.66x2.70 (BSC)	3.5W
Package Thermal Resistance (Note 4)	
WL-CSP-36B 2.66x2.70 (BSC), $\theta$ JA	28.56°C/W
• Lead Temperature (Soldering, 10 sec)	260°C
• Junction Temperature	150°C
Storage Temperature Range	–65°C to 150°C
• ESD Susceptibility (Note 5)	
HBM (Human Body Model)	±2kV
CDM (Charge Device Model)	±500V

- Note 3. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 4. θ<sub>JA</sub> is measured under natural convection (still air) at T<sub>A</sub> = 25°C with the component mounted on a high effectivethermal-conductivity four-layer test board on a JEDEC 51-9 thermal measurement standard.
- Note 5. Devices are ESD sensitive. Handling precautions are recommended.

## 11 Recommended Operating Conditions

#### (Note 6)

•	Supply Input Voltage	2.7V to 3.7V
•	Other Pins	0V to 5.5V
•	Ambient Temperature Range	40°C to 85°C
•	Junction Temperature Range	

Note 6. The device is not guaranteed to function outside its operating conditions.

www.richtek.com



## 12 Electrical Characteristics

(VIN\_B1 = VIN\_B2 = VIN\_B3 = VIN\_B4 = AVIN = VIN\_LDO1 = 3.3V, T<sub>A</sub> = 25°C, unless otherwise specified.)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
Supply Input Volta	ge Range	,	1				
VIN_B1 to PGND12 VIN_B2 to PGND12 VIN_B3 to PGND34 VIN_B4 to PGND34	VVIN_Bx	Input voltage range	2.7		3.7	V	
	VVIN_LDO1	LDO mode	1.62		5.5		
VIN_LDO1 to AGND	VVIN_LDO1_NLSW	NLSW mode	0.4		3.6	V	
	VVIN_LDO1_PLSW	PLSW mode	1.62	1	AVIN		
A) //N/ 1 I) // O	VAVIN_UV_F_TH	Falling threshold	2.4	2.5	2.6	V	
AVIN UVLO	Vavin_uvlo_hys	Hysteresis		100		mV	
A) (IN L O) (	Vavin_ov_r_th	Rising threshold	3.8	3.9	4	V	
AVIN OV	VAVIN_OV_HYS	Hysteresis		300		mV	
	Vavin_pok_r_th	REG_0x10_bit 7 = 0b, rising threshold	3.38	3.5	3.62	V	
AVIN POK OV	VAVIN_FOR_R_TH	REG_0x10_bit 7 = 1b, rising threshold	3.66	3.8	3.93	V	
	Vavin_pok_hys	Hysteresis	100	200	300	mV	
	tavin_pok_r_deg	Deglitch time		10		μS	
Operating Supply	Current						
AVIN Supply Current	lavin_Q	All rails are off		30		μΑ	
VIN_LDO1	IVIN_LDO1_Q	Normal mode		31			
VIIV_LDOT	IVIN_LDO1_LPM_Q	Low power mode, LPM		15		μΑ	
VINI Dec	IVIN_Bx_Q	Normal mode		25	35	^	
VIN_Bx	IVIN_Bx_LPM_Q	Low power mode, LPM		15	25	μΑ	
System Monitor/W	arning	,	1				
SYSMON Rising Threshold	VSYSMON_R_TH	25mV Step	2.725		3.1	V	
SYSMON Accuracy			-3.5		3.5	%	
SYSWARN Rising Threshold	Vsyswarn_r_th	25mV Step	2.755		3.15	V	
SYSWARN Accuracy			-3.5		3.5	%	



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit		
Input Deglitch Time								
AVIN UV	tavin_uv_r_exit			20		μS		
AVIN OV	tavin_ov_r_th			10		μS		
Others			1	I				
	TCritical_SD	Temperature for critical shutdown		150				
Over-Temperature Protection	TRecovery_HYS	Hysteresis for thermal recovery		25		°C		
	TInterrupt_TH	Interrupt flag threshold		110				
OV/UV Retry Time	tRecovery_Dwell_Time	VIN = 3.3V, power rails OV or UV		200		ms		
		Bx_ON_DLY_Bits = 000b		0				
		Bx_ON_DLY_Bits = 001b		0.25				
		Bx_ON_DLY_Bits = 010b		0.5				
Bx Startup Delay		Bx_ON_DLY_Bits = 011b		0.75		me		
DX Startup Delay		Bx_ON_DLY_Bits = 100b		1		ms		
		Bx_ON_DLY_Bits = 101b		2				
		Bx_ON_DLY_Bits = 110b		4				
		Bx_ON_DLY_Bits = 111b		8				
		Bx_OFF_DLY_Bits = 000b		0				
		Bx_OFF_DLY_Bits = 001b		0.25				
		Bx_OFF_DLY_Bits = 010b		0.5				
Dy Turn Off Doloy		Bx_OFF_DLY_Bits = 011b		0.75		ma		
Bx Turn Off Delay		Bx_OFF_DLY_Bits = 100b		1		ms		
		Bx_OFF_DLY_Bits = 101b		2				
		Bx_OFF_DLY_Bits = 110b		4				
		Bx_OFF_DLY_Bits = 111b		8				
		EXT_EN1_DLY_Bits = 0000b		0				
		EXT_EN1_DLY_Bits = 0001b		0.25				
		EXT_EN1_DLY_Bits = 0010b		0.5				
		EXT_EN1_DLY_Bits = 0011b		0.75				
EXT_EN Delay		EXT_EN1_DLY_Bits = 0100b		1		ms		
		EXT_EN1_DLY_Bits = 0101b		1.25				
		EXT_EN1_DLY_Bits = 0110b		1.5				
		EXT_EN1_DLY_Bits = 0111b		1.75				
		EXT_EN1_DLY_Bits = 1000b		2				



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
		EXT_EN1_DLY_Bits = 1001b		2.25		
		EXT_EN1_DLY_Bits = 1010b		2.5		
		EXT_EN1_DLY_Bits = 1011b		2.75		
		EXT_EN1_DLY_Bits = 1100b		3		
		EXT_EN1_DLY_Bits = 1101b		3.25		
		EXT_EN1_DLY_Bits = 1110b		3.5		
		EXT_EN1_DLY_Bits = 1111b		3.75		
		POR_DLY_TIME_Bits = 000b		0.5		
		POR_DLY_TIME_Bits = 001b		1		
		POR_DLY_TIME_Bits = 010b		2		
, DEOET		POR_DLY_TIME_Bits = 011b		4		
nRESET		POR_DLY_TIME_Bits = 100b		8		ms
		POR_DLY_TIME_Bits = 101b		16		
		POR_DLY_TIME_Bits = 110b		32		
		POR_DLY_TIME_Bits = 111b		64		
Buck1 Converter						
Output Voltage	VB1_VOUT	B1 (Buck1) VID Range	1.7		2.9	V
Range	VB1_Per_Step	B1 programmable step		20		mV
	1	Enable, not switching		25	35	
Standby Current	IStandby_B1	Enable, not switching, LPM		15	25	μΑ
Output Voltage Accuracy	VB1_Error	GPIO2 = Hi-Z or Low	2.475	2.5	2.525	V
Line Regulation		VIN = 2.7V to 3.7V		0.5		%/V
Load Regulation		IOUT = 0 to Max Rating		0.5		%/A
Transient Load Regulation	VB1_TLR_Error	VIN_B1 = 3.3V, FB1 = 2.5V, L = 0.47μH, COUT = 22μF x 2. 1. Load = 1A to 2A @ 0.2A/μs 2. Load = 50mA to 1A @ 0.2A/μs	-75 (-3%)		100 (4%)	mV
	VB1_PGL_R_0b	VOUT_B1 rises from 0V to PG rising (EFUSE_UVSEL = 0b, default)	90	93	96	
PG Threshold (Low Level)	VB1_PGL_R_1b	VOUT_B1 rises from 0V to PG rising (EFUSE_UVSEL = 1b)	82	85	88	%
	VB1_PGL_HYS	VOUT_B1 falls from VID to PG falling		3		



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
PG Threshold	VB1_PGH_F	VOUT_B1 rises from VID to PG falling	107	110	113	%	
(High Level)	VB1_PGH_HYS	VOUT_B1 falls from VID to PG rising		3		%	
Switching Frequency	fsw_B1	REG_0x1B[3:1] = 101b	1.8	2	2.2	MHz	
Minimum Off-Time	tB1_OFF_MIN			120	160	ns	
		REG_0x19[7:6] = 00b. The time for VOUT to rise from 10% to 90% of 2.5V.		50			
Soft-Start Time	to a second	REG_0x19[7:6] = 01b (Default). The time for VOUT to rise from 10% to 90% of 2.5V.	1	100		0	
Soit-Start Time	tB1_Soft_Start	REG_0x19[7:6] = 10b. The time for VOUT to rise from 10% to 90% of 2.5V.	1	200		μѕ	
		REG_0x19[7:6] = 11b. The time for VOUT to rise from 10% to 90% of 2.5V.		300			
	lB1_CL	Valley Current, REG_0x1B[7:6] = 00b	3.5	4		Α	
Commont Limit		Valley Current, REG_0x1B[7:6] = 01b	4.5	5			
Current Limit		Valley Current, REG_0x1B[7:6] = 10b	5.5	6			
		Valley Current, REG_0x1B[7:6] = 11b	6.5	7			
PMOS On- Resistance	RDS(ON)_B1_P	PVIN = 3.3V		60		mΩ	
NMOS On- Resistance	RDS(ON)_B1_N	PVIN = 3.3V		35		mΩ	
Output Discharge Resistance	RDISCH_B1			4.4		Ω	
Efficiency	no	PVIN = 3.3V, FB_B1 = 2.5V, IOUT = 10mA	85			0/	
Efficiency	ηв1	PVIN = 3.3V, FB_B1 = 2.5V, I <sub>OUT</sub> = 1A	90			%	
Buck1 Bypass Mo	de						
Input Voltage Range	VVIIN_B1_BYP	GPIO2 = H	2.7	3.3	3.7	V	
PMOS On- Resistance	RDS(ON)_B1_BYP_P	Isw = -1A, VIN_B1 = 3.3V		60		mΩ	



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
Internal PMOS Shutdown Current	lb1_byp_oc_off	REG_0x1B[7:6] = any, all registers code (00~11) are the same as OC value	4.5	5		А	
Internal PMOS Shutdown Current Off-Time	tB1_BYP_OC_OFF			14		ms	
Internal PMOS Soft-Start Time	tB1_BYP_SStart	PVIN = 3.3V		250		μS	
OV Threshold	VB1_BYP_OV_TH			3.8		V	
OV Deglitch Time	tB1_BYP_OV_DEG			20		μS	
Buck2 Converter							
Output Voltage	V <sub>B2</sub> _vout	B2 (Buck2) VID range	0.5		1.3	V	
Range	VB2_Per_Step	B2 programmable step		10		mV	
Ota a dhaa Oasaa at	IStandby_B2	Enable, not switching		25	35		
Standby Current		Enable, not switching, LPM		15	25	μΑ	
Output Voltage Accuracy	VB2_Error	GPIO2 = any state	0.901	0.91	0.911	V	
Line Regulation		VIN = 2.7V to 3.7V		0.5		%/V	
Load Regulation		IOUT = 0 to max rating		0.5		%/A	
Transient Load Regulation	VB2_TLR_Error	VIN_B2 = 3.3V, FB2 = 0.91V, L = 0.47μH, COUT = 22μF. 1. Load = 1A to 2A @ 0.2A/μs 2. Load = 50mA to 1A @ 0.2A/μs	-27 (-3%)		36 (4%)	mV	
	VB2_PGL_R_0b	VOUT_B2 rises from 0V to PG rising (EFUSE_UVSEL = 0b, Default)	90	93	96	%	
PG Threshold (Low Level)	VB2_PGL_R_1b	VOUT_B2 rises from 0V to PG rising (EFUSE_UVSEL = 1b)	82	85	88	%	
	VB2_PGL_HYS	VOUT_B2 falls from VID to PG falling		3		%	
PG Threshold	VB2_PGH_F	VOUT_B2 rises from VID to PG falling	107	110	113	%	
(High Level)	VB2_PGH_HYS	VOUT_B2 falls from VID to PG Rising		3		%	
Switching Frequency	fsw_B2	REG_0x1D[3:1] = 101b	1.8	2	2.2	MHz	



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
		REG_0x19[5:4] = 00b. The time for VOUT to rise from 10% to 90% of 0.91V.		40		μS
Soft-Start Time	tB2_Soft_Start	REG_0x19[5:4] = 01b (default). The time for VOUT to rise from 10% to 90% of 0.91V.		80		μS
		REG_0x19[5:4] = 10b. The time for VOUT to rise from 10% to 90% of 0.91V.		160		μS
		REG_0x19[5:4] = 11b. The time of 10% to 90% of VOUT = 0.91V.	-	240	-	us
		Valley Current, REG_0x1D[7:6] = 00b	1.5	2		Α
Current Limit	lno o	Valley Current, REG_0x1D[7:6] = 01b	2.5	3		Α
Current Limit	lB2_CL	Valley Current, REG_0x1D[7:6] = 10b	3.5	4		Α
		Valley Current, REG_0x1D[7:6] = 11b	4.5	5		А
PMOS On- Resistance	RDS(ON)_B2_P	PVIN = 3.3V		65		mΩ
NMOS On- Resistance	RDS(ON)_B2_N	PVIN = 3.3V		30		mΩ
Output Discharge Resistance	RDISCH_B2			9.4		Ω
F#:-:	n	PVIN = 3.3V, FB_B1 = 0.91V, IOUT = 10mA	85			0/
Efficiency	ηв2	PVIN = 3.3V, FB_B1 = 0.91V, IOUT = 1A	85			%
Buck3 Converter		•				
Output Voltage	VB3_VOUT	B3 (Buck3) VID range	0.5		1.3	V
Range	VB3_Per_Step	B3 programmable step		10		mV
Standby Current	Standby D2	Enable, not switching		25	35	,. ^
Standby Current	IStandby_B3	Enable, not switching, LPM		15	25	μΑ
Output Voltage Accuracy	VB3_Error	GPIO3 = any state	0.7722	0.78	0.787 8	V
Line Regulation		VIN = 2.7V to 3.7V		0.5		%/V
Load Regulation		IOUT = 0 to max rating		0.5		%/A



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Transient Load Regulation	VB3_TLR_Error	VIN_B3 = 3.3V, FB3 = 0.78V, L = 0.47μH, C <sub>OUT</sub> = 22μF. 1. Load = 2A to 4A @ 0.2A/μs 2. Load = 50mA to 2A @ 0.2A/μs	-27.3 (-3.5%)		31.2 (4%)	mV
	VB3_PGL_R_0b	VOUT_B3 rises from 0V to PG rising (EFUSE_UVSEL = 0b, Default)	90	93	96	
PG Threshold (Low Level)	VB3_PGL_R_1b	VOUT_B3 rises from 0V to PG rising (EFUSE_UVSEL = 1b)	82	85	88	%
	VB3_PGL_HYS	VOUT_B3 falls from VID to PG falling		3		
PG Threshold	VB3_PGH_F	VOUT_B3 rises from VID to PG falling	107	110	113	0/
(High Level)	VB3_PGH_HYS	VOUT_B3 falls from VID to PG rising		3		%
Switching Frequency	fsw_B3	REG_0x1F[3:1] = 101b	1.8	2	2.2	MHz
		REG_0x19[3:2] = 00b. The time for VOUT to rise from 10% to 90% of 0.78V.		35		
0.50.47	tB3_Soft_Start	REG_0x19[3:2] = 01b (default) . The time for VOUT to rise from 10% to 90% of 0.78V.		70		
Soft-Start Time		REG_0x19[3:2] = 10b. The time for VOUT to rise from 10% to 90% of 0.78V.		140		μS
		REG_0x19[3:2] = 11b. The time for VOUT to rise from 10% to 90% of 0.78V.		210		
		Valley Current, REG_0x1F[7:6] = 00b	3.5	4		
		Valley Current, REG_0x1F[7:6] = 01b	4.5	5		A
Current Limit	lB3_CL	Valley Current, REG_0x1F[7:6] = 10b	5.5	6		
		Valley Current, REG_0x1F[7:6] = 11b	6.5	7		
PMOS On- Resistance	RDS(ON)_B3_P	PVIN = 3.3V		55		mΩ
NMOS On- Resistance	RDS(ON)_B3_N	PVIN = 3.3V		25		mΩ



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
		REG_0x1F[5:4] = 00b		20			
Dynamic Voltage	\/	REG_0x1F[5:4] = 01b		15		ma\ // . a	
Scaling Rate	VDVID_UP_B3	REG_0x1F[5:4] = 10b		10		mV/μs	
		REG_0x1F[5:4] = 11b		5			
Output Discharge Resistance	RDISCH_B3			9.4		Ω	
<b>-</b>		PVIN = 3.3V, FB_B3 = 0.78V, IOUT= 1mA, LPM	80			0/	
Efficiency	ηв3	PVIN = 3.3V, FB_B3 = 0.78V, IOUT = 1A	85			%	
Buck4 Converter					•		
Output Voltage	VB4_VOUT	B4 (Buck4) VID range	0.9		2.0	V	
Range	VB4_Per_Step	B4 programmable step		10		mV	
Charadha Carrant	la	Enable, not switching		25	35		
Standby Current	Standbyt_B4	Enable, not switching, LPM		15	25	μА	
Output Voltage Accuracy	VB4_Error	GPIO4 = High	1.089	1.1	1.111	V	
Output Voltage Accuracy	VB4_Error	GPIO4 = Hi-Z or Low	1.188	1.2	1.212	V	
Line Regulation		VIN = 2.7V to 3.7V	1	0.5		%/V	
Load Regulation		IOUT = 0 to max rating		0.5		%/A	
Transient Load	Vo. T. D. F.	VIN_B4 = 3.3V, FB4 = 1.1V, L = 0.47μH, C <sub>OUT</sub> = 22μF. 1. Load = 1A to 2A @ 0.2A/μs 2. Load = 50mA to 1A @ 0.2A/μs	-33 (-3%)		44 (4%)	mV	
Regulation	VB4_TLR_Error	VIN_B4 = 3.3V, FB4 = 1.2V, L = 0.47μH, C <sub>OUT</sub> = 22μF. 1. Load = 1A to 2A @ 0.2A/μs 2. Load = 50mA to 1A @ 0.2A/μs	-36 (-3%)		48 (4%)	IIIV	
	VB4_PGL_R_0b	VOUT_B4 rises from 0V to PG rising (EFUSE_UVSEL = 0b, default)	90	93	96		
PG Threshold (Low Level)	VB4_PGL_R_1b	VOUT_B4 rises from 0V to PG rising (EFUSE_UVSEL = 1b)	82	85	88	%	
	VB4_PGL_HYS	VOUT_B4 falls from VID to PG falling		3			
PG Threshold	VB4_PGH_F	VOUT_B4 rises from VID to PG falling	107	110	113	0.4	
(High Level)	VB4_PGH_HYS	VOUT_B4 falls from VID to PG rising		3		%	



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
Switching Frequency	fsw_B4	REG_0x22[3:1] = 101b	1.8	2	2.2	MHz	
		REG_0x19[1:0] = 00b. The time for VOUT to rise from 10% to 90% of 1.1V		45			
Soft-Start Time	to a const	REG_0x19[1:0] = 01b (default). The time for VOUT to rise from 10% to 90% of 1.1V		90			
Soit-Start Time	tB4_Soft_Start	REG_0x19[1:0] = 10b. The time for VOUT to rise from 10% to 90% of 1.1V	I	180		μS	
		REG_0x19[1:0] = 11b. The time for VOUT to rise from 10% to 90% of 1.1V		270			
		Valley Current, REG_0x22[7:6] = 00b	1.5	2			
Current Limit	lb4_cl	Valley Current, REG_0x22[7:6] = 01b	2.5	3		Α	
		Valley Current, REG_0x22[7:6] = 10b	3.5	4			
		Valley Current, REG_0x22[7:6] = 11b	4.5	5			
PMOS On- Resistance	RDS(ON)_B4_P	PVIN = 3.3V		70		mΩ	
NMOS On- Resistance	RDS(ON)_B4_N	PVIN = 3.3V		40		mΩ	
Output Discharge Resistance	RDISCH_B4			9.4		Ω	
Efficiency	η <sub>в4</sub>	PVIN = 3.3V, FB_B4 = 1.2V, IOUT = 10mA, LPM	85			0/	
		PVIN = 3.3V, FB_B4 = 1.2V, IOUT = 1A	85			%	
B4_LDO Mode				•			
Output Voltage Range	VB4_LDO_VOUT	GPIO4 = Hi-Z for optional setting	0.9	1.8	2.0	V	
Output Voltage Range	VB4_LDO_Per_Step	B4_LDO programmable step	-	10		mV	
Standby Current	IStandby_B4_LDO	Enabled, no load, low power mode		15		μА	
	IStandby_64_LDO	Enabled, no load	Enabled, no load	-	31		



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
Output Voltage	Vp4 1 p0 5	AVIN > B4_LDO + 0.4V @ Normal, VNOM = 1.8V (25°C)	-1		1	%	
Accuracy	VB4_LDO_Error	AVIN > B4_LDO + 0.4V@ Normal, VNOM = 1.8V (-40~125°C)	-1.5		1.5	- %	
Line Regulation (GBD) (Note 7)		AVIN = 2.7V to 3.3V, B4_LDO Load 5mA @ Normal, VNOM = 1.8V		0.5		%/V	
Load Regulation (GBD)		AVIN > B4_LDO + 0.4V, Load = 1mA to 390mA @ Normal VNOM = 1.8V		0.5		%/A	
Transient Load Regulation (GBD)	VB4_LDO_TLR_Err	AVIN > B4_LDO + 0.4V VNOM = 1.8V, C <sub>OUT</sub> = 2.2μF 1. Load = 5mA to 50mA @ 0.2A/μs 2. Load = 50mA to 100mA @ 0.2A/μs	-3.5		+3.5	%	
	VB4_LDO_PGL_R_0b	VOUT_B4_LDO rises from 0V to PG rising (EFUSE_UVSEL = 0b, default)	90	93	96		
PG Threshold (Low Level)	VB4_LDO_PGL_R_1b	VOUT_B4_LDO rises from 0V to PG rising (EFUSE_UVSEL = 1b)	82	85	88	%	
	VB4_LDO_PGL_HYS	VOUT_B4_LDO falls from VID to PG falling		3			
PG Threshold	VB4_LDO_PGH_F	VOUT_B4_LDO rises from VID to PG falling	107	110	113	0/	
(High Level)	VB4_LDO_PGH_HYS	VOUT_B4_LDO falls from VID to PG rising		3		%	
Soft-Start Time	<b>t</b> aa. a. a. a	B4_LDO = 10% to 90% of VNOM, REG_0x19[0] = 0b		140		_	
Soit-Start Time	tB4_LDO_Soft_Start	B4_LDO = 10% to 90% of VNOM, REG_0x19[0] = 1b		280		μS	
D	V	AVIN = 2.7V, B4_LDO = 2.6V, Load = 200mA @ Normal			200	\/	
Dropout Voltage	VB4_LDO_DROP	AVIN = 2.7V, B4_LDO = 2.5V, Load = 400mA @ Normal			400	mV	
Discharge Resistance	RDISCH_B4_LDO			9.4		Ω	
Overcurrent Protection	la os. s:	AVIN > B4_LDO + 0.4V @ Normal, REG_0x22[6] = 0b	300	400		A	
	B4_LOD_CL	AVIN > B4_LDO + 0.4V @ Normal, REG_0x22[6] = 1b (default)	400	500		mA	
PG/OV Deglitch Time (GBD)	tB4_LDO_PG/OV_ DEG			20		μS	



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
LDO1						
Output Voltage Range	VLDO1_VOUT	LDO1 VID range	1	1.8	2.7	V
Output Voltage Programmable Step	VLDO1_Per_Step	LDO1 programmable step		50		mV
Standby Current	lStandby_LDO1	Enabled, no load, low power mode		15		μА
, -		Enabled, no load,		31		·
Output Voltage	W pour 5	AVIN = VIN_LDO1 > LDO1 + 0.4V @ Normal, VNOM = 2.5V (25°C)	-1		1	%
Accuracy	VLDO1_Error	AVIN = VIN_LDO1 > LDO1 + 0.4V@ Normal, VNOM = 2.5V (-40~125°C)	-1.5		1.5	
Line Regulation (GBD)		AVIN = VIN_LDO1 = 2.7V to 3.3V, LDO1 Load 5mA @ Normal, VNOM = 2.5V.	1	0.5		%/V
Load Regulation (GBD)		AVIN = VIN_LDO1 > LDO1 + 0.4V, LDO1 Load = 1mA to 390mA @ Normal, VNOM = 2.5V.		0.5		%/A
Transient Load Regulation (GBD)	VLDO1_TLR_Err	AVIN = VIN_LDO1 > LDO1 + 0.4V, VNOM = 2.5V, C <sub>OUT</sub> = 2.2μF 1. Load= 5mA to 50mA @ 0.2A/μs 2. Load= 50mA to 100mA @ 0.2A/μs	-3.5		3.5	%
PG Threshold (Low	VLDO1_PGL_R	V <sub>LDO1</sub> rises from 0V to PG rising	81	84	88	%
Level)	VLDO1_PGL_HYS	VLDO1 falls from VID to PG falling		4		%
PG Threshold	VLDO1_PGH_F	VLDO1 rises from VID to PG falling	111	114	118	%
(High Level)	VLDO1_PGH_HYS	VLDO1 falls from OV to PG rising		8		%
Coft Ctart Time	t. D. 0. 0. 0. 1.	LDO1 = 10% to 90% of VNOM, REG_0x1A[7] = 0b (Default)		60		0
Soft-Start Time	tLDO1_Soft_Start	LDO1 = 10% to 90% of VNOM, REG_0x1A[7] = 1b		120		μS
Dropout Voltage	V/ po4 5505	AVIN = VIN_LDO1 = 2.7V, LDO1 = 2.6V, Load = 200mA @ Normal			200	m\/
	VLDO1_DROP	AVIN = VIN_LDO1 = 2.7V, LDO1 = 2.5V, Load = 400mA @ Normal			400	mV
Discharge Resistance	RDISCH_LDO1	Discharged path enabled when LDO1 is disabled.		20		Ω



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
Overcurrent	li on co	AVIN = VIN_LDO1 > LDO1 + 0.4V @ Normal, EFUSE_LDO1_LIM = 0b	300	400		A	
Protection	ILOD1_CL	AVIN = VIN_LDO1 > LDO1 + 0.4V @ Normal, EFUSE_LDO1_LIM = 1b	400	500		mA	
LDO1_LSW Mode	(Load Switch)						
Operating Voltage	Vi pod ciw vini	NLSW mode, GPIO4 = Hi-z EFUSE_LDO1_LSW_SEL = 0b	0.4		AVIN -1	V	
Range	VLDO1_SW_VIN	PLSW mode (default), GPIO4 = Hi-z EFUSE_LDO1_LSW_SEL = 1b		AVIN		V	
Load Switch On-	RLDO1_NSW_ON	NLSW mode, AVIN = 3.3V, VIN_LDO1 = 0.4V, Load = 100mA		50		0	
Resistance	RLD01_PSW_ON	PLSW mode, VIN_LDO1 = 3.3V, Load = 100mA		200		mΩ	
		NLSW mode, enabled, no load, LPM		10			
Load Switch Standby Current	IStandby_LDO1_SW	NLSW mode, enabled, no load.		22		μΑ	
, -		PLSW mode, enabled, no load		12			
	tLDO1_SW_Soft_Start	NLSW mode, VIN_LDO1 = 0.8V, LDO1_LSW = 10% to 90%		200			
Soft-Start Time		PLSW mode, enable soft-start current limit		n/a		μS	
		NLSW mode, EFUSE_LDO1_LIM = 0b (default)	0.45	0.6	-		
Output Current	ILDO1 SW OC	NLSW mode, EFUSE_LDO1_LIM = 1b	0.9	1.2		Α	
Limit		PLSW mode, EFUSE_LDO1_LIM = 0b (default)	0.3	0.4			
		PLSW mode, EFUSE_LDO1_LIM = 1b	0.4	0.5			
OV Protection Threshold	VLDO1_SW_OV			3.8		V	
OV Deglitch Time	tLDO1_SW_DEG			20		μS	
LDO2							
Output Voltage Range	VLDO2_VOUT	LDO2 VID range, GPIO6 = High	1	1.8	2.7	V	
Output Voltage Programmable Step	VLDO2_Per_Step	LDO1 programmable step		50		mV	



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
Standby Current	IStandby_LDO2	Enabled, no load, low power mode		15		μА	
•	7_	Enabled, no load		31			
Output voltage	V/	AVIN > LDO2 + 0.4V @ Normal, VNOM = 1.8V (25°C)	-1		1	0/	
Accuracy	VLDO2_Error	AVIN > LDO2 + 0.4V@ Normal, VNOM = 1.8V (-40 to125°C)	-1.5		1.5	%	
Line Regulation (GBD)		AVIN = 2.7V to 3.3V, LDO2 = 5mA @ Normal, VNOM = 1.8V.		0.5		%/V	
Load Regulation (GBD)		AVIN = LDO2 + 0.4V, LDO2 = 1mA to 390mA @ Normal, VNOM = 1.8V.		0.5		%/A	
Transient Load Regulation (GBD)	VLDO2_TLR_Err	AVIN > LDO2 + 0.4V, VNOM = 1.8V, C <sub>OUT</sub> = 2.2μF 1. Load = 5mA to 50mA @ 0.2A/μs 2. Load = 50mA to 100mA @ 0.2A/μs	-3.5		+3.5	%	
PG Threshold (Low	VLDO2_PGL_R	V <sub>LDO2</sub> rises from 0V to PG rising	81	84	88	%	
Level)	VLDO2_PGL_HYS	VLDO2 falls from VID to PG falling	1	4	ŀ		
PG Threshold	VLDO2_PGH_F	V <sub>LDO2</sub> rises from VID to PG falling	111	114	118	%	
(High Level)	VLDO2_PGH_HYS	VLDO2 falls from OV to PG rising	-	8	1	70	
Soft-Start Time	tLDO2_Soft_Start	LDO2 = 10% to 90% of VNOM, REG_0x1A[6] = 0b (default)	I	60	I		
Soit-Start Time		LDO2 = 10% to 90% of VNOM, REG_0x1A[6] = 1b	-	120	ı	μS	
Dropout Voltage	Wasar prop	AVIN = 2.7V, LDO1 = 2.6V, Load = 200mA @ Normal			200	mV	
Dropout Voltage	VLDO1_DROP	AVIN = 2.7V, LDO1 = 2.5V, Load = 400mA @ Normal	I		400	IIIV	
Discharge Resistance	RDISCH_LDO2		-	20	1	Ω	
Overcurrent	li ope o	AVIN > LDO2 + 0.4V @ Normal, EFUSE_LDO2_LIM = 0b. (default)	300	400		m A	
Protection	ILOD2_CL	AVIN > LDO2 + 0.4V @ Normal, EFUSE_LDO2_LIM = 1b.	400	500		mA	
LDO2_LSW Mode (	(Load Switch)						
Operating Voltage Range	VLDO2_SW_VIN	GPIO6 = Low		AVIN		٧	
PMOS On- Resistance	RLDO1_PSW_ON		1	200	1	mΩ	



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Load Switch Standby Current	IStandby_LDO2_SW	PLSW mode, enabled, no load		12		μΑ
Soft-Start Time	tLDO2_SW_Soft_Start	PLSW mode, enable soft-start current limit		n/a		μs
Output Current		EFUSE_LDO2_LIM = 0b (default)	0.3	0.4		
Limit	ILDO2_SW_OC	EFUSE_LDO2_LIM = 1b	0.4	0.5		Α
OV Protection Threshold	VLDO2_SW_OV			3.8		V
OV Deglitch Time	tLDO2_SW_DEG			20		μS
Digital I/O						
GPIOs Output Low (Open Drain)	VGPIOx_L				0.55	V
GPIO1/5/6/7/8 Input High	VGPIO1_5-8_VIN_H		1.1			V
GPIO1/5/6/7/8 Input Low	VGPIO1_508_VIN_L				0.55	V
GPIO2/3/4 Input High	VGPIO2-4_VIN_H		2.3			V
GPIO2/3/4 Input High-Z	VGPIO2-4_VIN_Hi-Z			1.35		V
GPIO2/3/4 Input Low	VGPIO2-4_VIN_L				0.55	V
Input Leakage Current	IIN <sub>LK</sub>		-3		3	μА
Output Leakage Current	IOUT <sub>LK</sub>		-1		1	μΑ
I <sup>2</sup> C for Fast Mode						
SDA, SCL Input Voltage High			1.2			V
SDA, SCL Input Voltage Low					0.4	V
SCL Clock Rate	fscL				400	kHz
Hold Time for a Repeated START Condition	thd;sta	After this period, the first clock pulse is generated.	0.6			μs
Low Period of the SCL Clock	tLOW		1.3			μS
High Period of the SCL Clock	tHIGH		0.6			μs
Set Up Time for a Repeated START Condition	tsu;sta		0.6			μS

**RT5147** 


# RICHTEK

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Data Hold Time	thd;dat		0		0.9	μS
Data Set Up Time	tsu;dat		100			ns
Set Up Time for STOP Condition	tsu;sto		0.6			μs
Bus Free Time between a STOP and a START Condition	tBUF		1.3			μs
Rising Time of Both SDA/SCL Signals	t <sub>R</sub>		20		300	ns
Falling Time of Both SDA/SCL Signals	tF		20		300	ns
SDA Output Low Sink Current	loL	SDA voltage = 0.4V	2			mA

Note 7. Guaranteed by design.




## 13 Typical Application Circuit





Note 8. If GPIOx is set to High-Z, \*100k should be removed.





## 14 Typical Operating Characteristics


















RT5147\_DS-02 July 2025





















### Power Up Sequence for GPIO3 = L




### Power Up Sequence for GPIO3 = Hiz




Time (1ms/Div)

### Power Up Sequence for GPIO3 = H




**Power Off Sequence** 




Time (1ms/Div)

### PS4.0 Sequence\_Case1



PS4.0 Sequence\_Case2




Time (2ms/Div)


RT5147\_DS-02 July 2025



### PS4.0 Sequence\_Case3




### PWRDIS Sequence for GPIO3 = L




### Time (20ms/Div)

### PWRDIS Sequence for GPIO3 = Hiz



### PWRDIS Sequence for GPIO3 = H



Time (20ms/Div)



## 15 Operation

The RT5147 provides four high-efficiency synchronous buck converters and two LDO regulators for the power system of an SSD.

#### 15.1 Buck Converter

The RT5147 features four high-efficiency synchronous switching buck converters that deliver programmable output voltages. These converters utilized Advance Constant-On-Time (ACOT®) voltage mode, ensuring low output voltage, quick transient response, and minimal quiescent current. Additionally, these buck converters are equipped with standard protections, including OVP, UVP, and OCP.

### 15.2 Buck Overcurrent Protection (OCP)

The current limited architecture of all rails is designed to detect valley current. When the low-side MOSFET turns on, the inductor current will be sensed from RDS(ON) of the low-side by the internal ZC/OC circuit. If the voltage on the low-side RDS(ON) exceeds the Voc (overcurrent voltage) which is defined by the register OC\_CFG\_\*, the OC circuit will keep the low-side MOSFET turning on to reduce the inductor current. The low-side will remain on until the inductor current falls below the OC threshold. Once the inductor current is below the OC level, the rail will resume normal operation. See Overcurrent Protection (OCP) for more information.

#### 15.3 Buck Undervoltage Protection (UVP)

The UVP is a level detection feature. If the output voltage falls below either –7% or –15% of the reference voltage (as selected via register settings), undervoltage protection will be triggered and both the high-side and low-side MOSFETs will be turned off immediately. The UVP circuit is disabled during the soft-start period and DVID transitions to prevent false triggering. See <u>Undervoltage Protection (UVP)</u> for more information.

#### 15.4 Buck Overvoltage Protection (OVP)

The OVP is a level detection feature. If the output voltage exceeds +10% of the reference voltage, the overvoltage protection will be triggered and both the high-side and low-side MOSFETs will be turned off immediately. The OVP circuit will be disabled during the soft-start period and DVID transitions. See <a href="Overvoltage Protection">Overvoltage Protection</a> (OVP) for more information.

#### 15.5 Linear Dropout Regulator (LDO)

The RT5147 features two linear dropout regulators, each with independent current limit, overvoltage, and undervoltage protection circuits to prevent unexpected conditions in applications from damaging the device. When the path current exceeds the current-limit threshold, the current limit circuit adjusts the gate voltage of power stage to limit the output current. If the output voltage drops below –16% of the reference voltage, the LDO will be immediately deactivated by the UVP circuit. Conversely, if the output voltage exceeds +8% of the reference voltage, the OVP circuit will also promptly shut off the LDO.

#### 15.6 Over-Temperature Protection (OTP)

If the device temperature exceeds 150°C, the OTP circuit will shut down all power rails. The PMIC will reboot with the power-up sequence once the device temperature decreases to 125°C. See Over-Temperature Protection (OTP) for more information.

#### 15.7 **GPIO1**

The GPIO1 is fixed to the nRESET signal. After the power-up sequence, a high nRESET (nRESET = H) indicates that the PMIC is in a Power-Good (PG) state, whereas a low nRESET (nRESET = L) indicates a Power Bad (PBAD) condition.

The n\_RESET\_MASK\_REG register offers a masking feature for various output events, including PBAD, VIN



overvoltage (VIN\_OV), and over-temperature (OT) events. By setting the corresponding bits to '1b' within this register, the nRESET output will not respond to PBAD events for that specific rail. Conversely, any PBAD events on an un-masked rail will cause the nRESET to go low. Additionally, the Power Good delay time from the rising edge of the Buck3 PG flag to the rising edge of the nRESET can be configured in the GPIO1\_REG.POR\_DELAY\_TIME setting.

#### 15.8 **GPIO2**

GPIO2 is pre-configured to serve as the voltage selection (VSEL) input for buck converters B1 and B2 prior to nRESET being asserted high (nRESET = H). As soon as the AVIN voltage exceeds the Undervoltage-Lockout (UVLO) threshold plus hysteresis (UVLO+HYS), the default VSEL values for B1 and B2 are immediately captured and stored into their respective register values, such as in the B1 Voltage Regulation (VR) structure, B1\_SEL, and B2\_SEL. For detailed VSEL configurations, refer to Table 1.

 B1/B2 VSEL

 GPIO2 Status
 High
 High-Z
 Low

 B1 Status
 B1 = LSW
 B1 = Buck/ 2.5V
 B1 = Buck/ 2.5V

 B2 Status
 B2 = 0.91V
 B2 = 0.91V
 B2 = 1.2V

**Table 1. GPIO2 Function** 

Following the power-up sequence, when nRESET transitions to a high level (nRESET = H), the function of GPIO2 can be reconfigured to an alternative function by setting the GPIO2\_REG.GPIO2\_FUNC\_SEL register (refer to Table 5 for available functions). The functional architecture of GPIO3, GPIO4, and GPIO6 are the same as the GPIO2. Each of these GPIOs has an internal default function before nRESET = High, and they can be reassigned to different functions after nRESET = High.

To disable the reconfigured function of any of these GPIOs and revert to the internal default function, set the corresponding GPIOx\_FUNC\_EN bit to '0b' in the GPIOx\_FUNC\_SEL register. When disabled, GPIO2, GPIO3, GPIO4, and GPIO6 will maintain their default functions as set internally.

#### 15.9 **GPIO3**

Prior to nRESET being asserted high (nRESET = H), GPIO3 is utilized to control the B3 output, enable Dynamic Voltage Scaling (DVS) for B2 and B3, and set the delay times for B3, B4, LDO1, and LDO2. These configurations are tailored to meet the requirements of different platforms. When the AVIN voltage exceeds the Undervoltage-Lockout (UVLO) threshold plus hysteresis (UVLO+HYS), the RT5147 promptly reads the status of GPIO3 to establish the output levels and sequencing for certain rails.

Moreover, if the PMIC enters Sleep Mode (either Sleep1 or Sleep2) with B2\_DVS\_EN/B3\_DVS\_EN set to '1', the output voltage of B2 and B3 will switch to their respective DVS modes. For detailed configurations of B3's voltage scaling, refer to Table 2.

Tuble 2. Of Too I underton					
B3 VSEL					
GPIO3 Status High High-Z Low					
B3 Status	B3_SEL = 0.78V B2/B3_DVS = 0.68V	B3_SEL = 0.78V B2/B3_DVS = 0.68V	B3_SEL = 0.78V B2/B3_DVS = 0.68V		
GPIO3 Delay Time for B3/ B4/ L1/ L2	B3 = + 0.75ms B4 = + 3.0ms L1 = + 2.0ms L2 = + 2.0ms	B3 = + 0.75ms B4 = + 3.75ms L1 = + 2.0ms L2 = + 2.0ms	B3 = + 0ms B4 = +1.5ms L1 = + 2.0ms L2 = + 2.0ms		

**Table 2. GPIO3 Function** 

Note 9. The total power-up delay time of the rails will be "Time Slot" + "ON DLY" + GPIO3 Delay Time.



#### 15.10 GPIO4

Before nRESET is asserted high (nRESET = H), GPIO4 serves the default function of selecting the voltage (VSEL) for B4 and L1 (Linear Regulator 1). When the AVIN voltage exceeds the undervoltage-lockout (UVLO) threshold plus hysteresis (UVLO+HYS), the default VSEL settings for B4 and L1 are captured and stored into their respective register values, such as in the B4/L1 Voltage Regulation (VR) structure, B4/L1\_SEL. For detailed VSEL configurations, refer to Table 3.

It is important to note that among the GPIOs, only GPIO2, GPIO3, and GPIO4 are capable of being configured in the High-Z state.

Table 5. 51 1541 diletion						
B4/L1 VSEL						
GPIO4 Status	GPIO4 Status High High-Z Low					
B4 Status	B4 = Buck/ 1.2V	B4 = Buck/ 1.2V				
L1 Status	L1 = LDO/ 1.8V	L1 = LDO/ 1.8V	L1 = LDO/ 2.5V			

Table 3 GPIO4 Function

#### 15.11 GPIO6

Prior to nRESET being asserted high (nRESET = H), GPIO6 is pre-configured to select the regulator mode for LDO2. Unlike GPIO2, GPIO3, and GPIO4, which check their voltage levels to determine the rails' mode and voltage once AVIN exceeds the undervoltage lockout (UVLO) threshold plus hysteresis (UVLO+HYS), GPIO6 uniquely checks its voltage level to define LDO2's regulator mode and set its output voltage before LDO2 begins ramping up. For detailed information on LDO2 MODE configurations, refer to Table 4.

Table 41 of 100 f affoliation				
LDO2 MODE				
GPIO6 Status	High	High-Z	Low	
L2 Status	L2 = LDO/ 1.8V		L2 = PLSW	

**Table 4. GPIO6 Function** 

#### 15.12 GPIO5/7/8

The default functions of GPIO5, GPIO7, and GPIO8 are determined by the initial values set in the GPIO5\_FUNC\_SEL, GPIO7\_FUNC\_SEL, and GPIO8\_FUNC\_SEL registers, respectively. Based on these settings, GPIO5, GPIO7, and GPIO8 are configured as either input or output signals corresponding to the functions selected, as detailed in <u>Table 5</u>.

After the nRESET signal is asserted high (nRESET = H), the functions of GPIO2, GPIO3, GPIO4, and GPIO6 can be reconfigured. The available functions to which these GPIOs can be adjusted are listed in <u>Table 5</u>.

Table 6. 51 16 1 another selection				
GPIOx_FUNC_SEL	I/O	FUNC_NAME Function Description		
0x00	0	EXT_EN1_O	EXT_EN1_O (external enable1 signal).	
0x01	0	EXT_EN2_O	EXT_EN2_O (external enable2 signal).	
0x02	0	nIRQ	Export an internal output signal, nIRQ. nIRQ will response to the un-mask error flags of input or outputs.	

**Table 5. GPIO Function Selection** 



GPIOx_FUNC_SEL	I/O	FUNC_NAME	Function Description	
0x03	I	Sleep Mode 1	As the input controlled signal for Sleep1.  High = Wake up from Sleep Mode 1  Low = Enter Sleep Mode 1	
0x04	1	Sleep Mode 2	As the input controlled signal for Sleep2.  High = Wake up from Sleep Mode 2  Low = Enter Sleep Mode 2	
0x05	I	B1/B2 EN/DIS	As the enable/disable signal for controlling B1/B2. The priority of this function is lower than Sleep1 and Sleep2.  High = Enable B1/B2  Low = Disable B1/B2	
0x06	I	PWRDIS	As the Power Disable signal for controlling RT5147 without reload initial efuse codes.  High = Shut off all rails of the RT5147  Low = Power up all rails of the RT5147	
0x07	I	EXT_EN1_I function. No use for GPIO2/3/4	Input Triggered Signal for EXT_EN1_O.  High = EXT_EN1/2_O will go high with the configured delay time.  Low = No action.	
0x08	I	EXT_EN2_I function. No use for GPIO2/3/4		
0x09	0	SYSMON Output	Only GPIO5 can set the SYSMON output signal. High = VIN > SYSMON Low = VIN < SYSMON	

### Table 6. GPIO1 - 8 Default Function

	GPIO3=H	GPIO3=Hi-Z	GPIO3=L	1/0	Function Description
GPIOx GPIOx_FUNC_SEL		I/O	Function Description		
GPIO1		X		0	nRST(nRESET)
GPIO2		0x00		0	EXT_EN1_O
GPIO3	0x00		0	EXT_EN1_O	
GPIO4		0x00		0	EXT_EN1_O
GPIO5	0x03	0x02	0x02	I/O	Sleep1 Mode input signal when GPIO3 = High. nIRQ output signal when GPIO3 = Hi-Z or Low.
GPIO6		0x00		0	EXT_EN1_O
GPIO7		0x06		I	PWRDIS
GPIO8		0x04		I	Sleep2 Mode input signal

Note 10. The GPIO5 function can be defined by GPIO3's status.



### 16 Application Information

(Note 11)

The RT5147 provides four synchronous buck regulators and two LDOs to satisfy requirements of the entire power system of the client SSD. This device can communicate with processors through the I<sup>2</sup>C interface for programming the output voltages of the rails, monitoring the status of the rails, or entering sleep mode for power saving.

Table 7 lists the information of the power rails provided by the RT5147.

Resource Name	Туре	Voltage Range	Current Rating
BUCK1	Buck Converter/LSW	1.7V to 2.9V with 20mV/step	4000mA
BUCK2	Buck Converter	0.5V to 1.3V with 10mV/step	2000mA
BUCK3	Buck Converter	0.5V to 1.3V with 10mV/step	4000mA
BUCK4	Buck Converter/LDO	0.9V to 2.0V with 10mV/step	2000mA
LDO1	LDO/PLSW or NLSW	1.0V to 2.7V with 50mV/step	400mA
LDO2	LDO/LSW	1.0V to 2.7V with 50mV/step	400mA

Table 7. Details of Power Rails

#### 16.1 Bucker Converter

The RT5147 incorporates four high-efficiency, ACOT<sup>®</sup> based synchronous buck converters that deliver various voltages via the I<sup>2</sup>C interface. The buck converter features fast transient response with the ACOT<sup>®</sup> typology.

Each switching regulator is specially designed for very low quiescent current ( $< 35\mu A$ ) and high-efficiency operation across the current rating range. With high switching frequency operation, the external LC filter can be small and keep very low output voltage ripple.

Additional features of these buck converters include soft-start, optional discharge paths, undervoltage protection, overvoltage protection, overcurrent protection and over-temperature protection. The RT5147 will shut off all rails when any output rail triggers—under-voltage protection or over-voltage protection. The PMIC will then attempt to restart every 100ms until all the rails power up successfully. The RT5147 provides over-temperature protection when the die temperature exceeds 150°C. The over-temperature protection will also cause all rails to enter discharge mode and remain off. The RT5147 will re-power these rails when the die temperature drops below 125°C.

With the  $I^2C$  interface, each buck converter can program output voltage, adjust the slew rate of the DVID, change the PWM frequency, and control the on/off state. The PWM controller can switch to forced PWM mode, PSKIP mode, or LPM mode (for even lower quiescent current <  $25\mu$ A).

### 16.2 Inductor Selection

For a given input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and operation frequency (fsw), the inductor value (L) determines the inductor ripple current ( $\Delta I_L$ ), as shown in the following equation:

$$\Delta I_{L} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{f_{SW} \times L \times V_{IN}}$$

Having a lower ripple inductor current not only reduces the power losses on the ESR of the output capacitors but also reduces the output voltage ripple. A reasonable starting point for selecting the ripple current is  $\Delta I_L = 0.3 \text{ x}$  I<sub>MAX</sub> to 0.4 x I<sub>MAX</sub>. The largest ripple current occurs at the highest VIN. To ensure that the ripple current stays below a specified maximum, the inductor value should be chosen according to the following equation:

$$L = \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{f_{SW} \times \Delta I_L \times V_{IN(MAX)}}$$

RICHTEK



The current rating of the inductor must be large enough and will not saturate at the peak inductor current (IPEAK):

$$I_{PEAK} = I_{OUT(MAX)} + \frac{\Delta I_{L}}{2}$$

#### 16.3 CIN and CSYS Selection

The input capacitance of every rail, CIN, needs to filter the trapezoidal current at the source of the high-side MOSFET. For preventing a large ripple voltage, a low ESR input capacitor for the maximum current should be used. The relation between CIN ripple voltage and current ripple is shown in Figure 1.




Figure 1. Relationship of CIN Voltage Ripple and Current Ripple (Assuming D = 0.5)

The C<sub>IN</sub> voltage ripple can be determined by the equations below when a rail works at the f<sub>SW</sub> of CCM mode.

$$V_{CIN\_PP} = D \times I_{OUT(MAX)} \times (ESR + \frac{(1-D)}{C_{IN} \times f_{SW}})$$

where  $D = V_{OUT}/V_{IN}$ . If MLCC is used as the input capacitors, the ESR is almost zero, and the minimum input capacitance requirement can be estimated as follows:

$$C_{\text{IN(MIN)}} = I_{\text{OUT(MAX)}} \times \frac{D \times (1-D)}{V_{\text{CIN\_PP(MAX)}} \times f_{\text{SW}}}$$

Next, it is also necessary to consider the input bulk capacitance, Csys, to ensure a stable input voltage during large load transients on all rails. Basically, the input host power source cannot provide enough instant input current to respond to a fast and large load current transient of the converters. The insufficient energy during load transient will be provided by the input bulk capacitors until the host power supply meets the input current requirement. Refer to Figure 2 for a better understanding of the above description.






Figure 2. Charge Required from Input Bulk Capacitors during Load Transient

Figure 3 shows the diagram of every power rail of the RT5147 sharing a single bank of input bulk capacitors. The total input transient current required due to load currents of the converters can be calculated using the following equation:

$$\Delta I_{INtr} \, = \sum_{n=1}^4 \frac{V_{OUTn} \times \Delta I_{OUTn(MAX)}}{V_{IN} \times \eta_n}$$

where  $\Delta I_{INtr}$  is the required total input transient current,  $\Delta I_{OUT}$  is the maximum output transient current, and  $\eta$  is the efficiency of the buck at IOUT(MAX).




Figure 3. The Location of Input Bulk Capacitors Diagram

When  $\Delta I_{Intr}$  is confirmed, the input bulk capacitance, CSYS, can be determined using the following equation:

$$C_{SYS(MIN)} \ \cong \ \frac{1.21 \times \Delta I_{INtr}^2 \times L_{IN}}{\Delta V_{INPP(MAX)}^2}$$

where  $\Delta V_{\text{INPP}(MAX)}$  is the maximum allowable dropout voltage and Lin is the input series filter inductance. If Lin is not used, a reasonable parasitic value of 50nH can be assumed for the PCB layout.

#### 16.4 Cout Selection

The output capacitors and the inductor form a low-pass filter in the buck topology. In steady-state conditions, the inductor ripple current flowing into/out of the output capacitors will result in output ripple voltage. The peak-to-peak output ripple voltage (\( \Delta VOUTPP \)) can be calculated using the following equation:

$$\Delta V_{OUTPP} = \Delta I_L \times \left( \text{ESR} + \frac{1}{8 \times C_{OUT} \times f_{SW}} \right)$$

The output capacitors can be equivalent to a series of ESR, capacitance, and ESL circuit. When a load transient occurs, the output capacitors supply the instant load current before the inductor current catches up with the output current and the controller's response. Therefore, the output voltage undershoot/overshoot can be combined by the ESR voltage, ESL-induced voltage, and the delta voltage caused by the delta electric quantity coming from or charging to the capacitors. The ESR voltage (ΔVESR) can be calculated using the following equation:



 $\Delta V_{ESR} = ESR \times \Delta I_{LOAD}$ 

Another parameter that can affect the output voltage sag is the equivalent series inductance (ESL). The rapid change in load current results in  $\Delta I_{LOAD}/\Delta t_{T}$  during transient, where  $\Delta I_{LOAD}/\Delta t_{T}$  is the transient slew rate. The ESL-induced voltage ( $\Delta V_{ESL}$ ) can be calculated using the following equation:

$$\Delta V_{ESR} = ESL \times \frac{\Delta I_{LOAD}}{\Delta t_{T}}$$

Using a capacitor with low ESL can achieve better transient performance. Generally, using several capacitors connected in parallel can provide better transient performance than using a single capacitor for the same total ESR. Unlike electrolytic capacitors, ceramic capacitors have relatively low ESR and can reduce the voltage deviation during load transients. All the buck converters of the RT5147 can operate stably with MLCC output capacitors.

### 16.5 Overcurrent Protection (OCP)

The buck converters provide overcurrent protection. The current limit architecture of the buck converter uses the low-side MOSFET turn-on resistance to detect the inductor current. If the low-side sensed voltage exceeds the configuring Voc voltage, the low-side will continue turning on to pull the inductor current down. Once the inductor current across the low-side is lower than Voc, the control loop will switch from the OC loop back to the normal loop. The RT5147 applies 4 overcurrent levels for each buck converter. See Registers Configuration for the OCP values setting on each rail.

For the LDOs, the RT5147 provides overcurrent protection by continuously monitoring the load current. If the sensed current exceeds the current-limit threshold, the OCP will be triggered. Once the OCP is tripped, LDO1 or LDO2 will lock the output current at the overcurrent threshold level until the overcurrent condition is removed or the output voltage triggers the undervoltage protection.

### 16.6 Undervoltage Protection (UVP)

All the rails of the RT5147 are continuously monitored for undervoltage protection.

The UVP thresholds are as follows:

- 1. BUCK1 to BUCK4: The output voltage falls below 93% or 85% (configurable via register) of the reference.
- 2. LDO1 and LDO2: The output voltage falls below 84% of the reference.

If the output voltage falls below the UVP threshold, the RT5147 will shut off all rails immediately, and the nRESET signal will also go low to inform the system.

#### 16.7 Overvoltage Protection (OVP)

All the rails of the RT5147 are continuously monitored for overvoltage protection.

The OVP thresholds are as follows:

- 1. BUCK1 to BUCK4: The output voltage rises above 110% of the reference.
- 2. LDO1 and LDO2: The output voltage rises above 114% of the reference.

If the output voltage rises above the OVP threshold, the RT5147 will shut off all rails immediately, and the nRESET signal will also go low to inform the system.

### 16.8 AVIN Overvoltage Protection (AVIN OVP)

If the AVIN exceeds 3.8V, the AVIN OVP circuit will activate and shut down all power rails, and the nRESET signal will also go low. All the power rails will recover with the power-up sequence when the AVIN drops below 3.5V (3.8V – HYS).

RT5147 DS-02 July

2025



#### AVIN Undervoltage-Lockout (AVIN UVLO)

If the AVIN voltage rises from 0V to above the UVLO falling threshold voltage +100mV but remains below the SYSMON threshold voltage, the PMIC operates in standby mode and all register values are re-loaded from the efuses. The rails remain off in this standby mode. Once AVIN exceeds the SYSMON voltage, the RT5147 will follow the power-up sequence to turn on all rails. After all rails power up successfully, the RT5147 will raise the nRESET signal. If the AVIN voltage falls from above the SYSMON voltage to the UVLO falling threshold voltage, all power rails will stop operation immediately and the digital controller will also shut off. The PMIC stays in off mode at this time.

The PMIC resets all register codes and enters standby mode when the AVIN voltage is higher than the UVLO falling threshold voltage +100mV again. There is a hysteresis voltage of about 100mV between the UVLO rising and falling threshold voltages.

#### 16.10 Over-Temperature Protection (OTP)

If the temperature of the IC exceeds 150°C, the OTP circuit will activate and shut down all power rails, and the nRESET signal will also go low. All the rails recover with the power-up sequence when the die temperature of the PMIC drops to 125°C while keeping VIN > SYSMON.

#### 16.11 Protection Functions

The RT5147 applies several types of protection functions to avoid unexpected events in applications. The details of the protection functions are shown in Table 8. This table shows all events that cause the nRESET = 0, but OCP is not included.

Fault Event	Shutdown Rail	Fault Response	nRESET Behavior	Register Value
OCL (Buck and LDO)	None	N/A	Keep high	Keep
UVP (Buck and LDO)	Buck B1/2/3/4, LDO1/2	Hiccup every 200ms	Go low	Keep
OVP (Buck and LDO)	Buck B1/2/3/4, LDO1/2	Hiccup every 200ms	Go low	Keep
AVIN OVP	Buck B1/2/3/4, LDO1/2	Non-Latch	Go low	Keep
AVIN UVLO	Buck B1/2/3/4, LDO1/2	No Power	Go low	Reset
OTP	Buck B1/2/3/4, LDO1/2	Non-Latch	Go low	Keep

Table 8. Details of the Protection Functions

### 16.12 Rails Configuration

Any of the rails, Buck1 to Buck4, LDO1 and LDO2, can be changed to another type of regulator via the GPIO2/4/6 setting. Buck1, LDO1 and LDO2 can be configured as the PLSW (PMOS type load switch). When the rails become PLSWs, they retain overvoltage protection and overcurrent protection but no undervoltage protection. Use caution when using the rails as load switches. LDO1 can also become NLSW (NMOS type load switch) for lower input voltages (> VIN - 0.7V) and higher output current applications. Because the maximum voltage of the RT5147, AVIN (range: 2.5V - 3.8V), will be used as the NMOS gate driver voltage, a higher input voltage as the NLSW input source may cause the gate drive to not fully turn on the NMOS.

Buck4 can be configured as an LDO. The LDO has all protections, including overvoltage, undervoltage and overcurrent protections. If the delta voltage between input voltage and output voltage is small, using the Buck4 as the LDO will achieve better efficiency than using it as a Buck4 converter.

Note that if the original rail becomes another type of regulator, their on/off sequence and current rating settings will be different. See Electrical Characteristics for more detailed specifications.

RT5147 DS-02 July 2025

37



#### 16.13 I<sup>2</sup>C Interface

A general-purpose serial interface is provided in the RT5147 to control and monitor the configuration registers, and its  $I^2C$  slave address is 0x25. This serial interface supports the  $I^2C$  protocol 2.1 with standard slave mode (100Kbps), fast mode (400Kbps), and high-speed mode (3.4Mbps). Multiple bytes reading or writing over the  $I^2C$  interface of the RT5147 can also be done in standard slave mode (100Kbps) and fast mode (400Kbps). When performing a multiple byte read or write, the RT5147 will automatically increase to the next address for subsequence bytes (see Figure 4).




Figure 4. I<sup>2</sup>C Read/Write Stream and Timing Diagram

Users can modify the output voltage, fault threshold, interrupt masks, and other parameters, via the I<sup>2</sup>C interface. There are two types of the registers as described below:

Volatile Registers: These include R/W (Read and Write), RO (Read only), R1C (Read 1b to clear bit) and W1C (Write 1b to clear this bit). After AVIN > (UVLO + 100mV) = 2.6V, users can modify the R/W register values to change the register functions. The RO registers are used to provide the rails' status and the RT5147 information, such as various ID numbers. W1C type means that writing a 1b into the bit will clear itself and become 0b. Any changes to these volatile registers are lost when AVIN is below 2.5V. The default values are fixed and cannot be modified.

Non-Volatile Registers: These include R/W and RO. After AVIN > (UVLO + 100mV) = 2.6V, users can modify the R/W register values to change the register functions. The RO registers are used to provide the rails' status and the RT5147 information, such as various ID numbers. Any changes to these non-volatile registers are retained



even when AVIN is below 2.5V. The default values can be modified at the factory to optimize IC functionality for specific applications. Contact Richtek for custom configurations to meet system requirements.

#### 16.14 State Machine

The RT5147 contains an internal state machine with six states. The definitions of these states described below are related to various signals such as, AVIN, POWER\_DIS, Sleep1, Sleep2, and some related register settings. The followings are the classifications about the states.

#### 16.14.1 Off State

If AVIN < "UVLO + HYS" voltage, all the internal circuits of the RT5147 do not work at this state.

#### 16.14.2 Standby State

If AVIN is between "UVLO + HYS" voltage and SYSMON voltage or AVIN is over AVIN\_OV voltage, the internal digital controller of the RT5147 starts to work. Once the digital core is active, it will reload register values from the efuses configuration. After completing the reload step, any register function value can still be modified via the I<sup>2</sup>C interface.

The only way to reload the register values of the RT5147 from the efuses is by changing the state machine changing from Off State to Standby State. Note that the RT5147 only downloads the specific efuse configurations, which depended on the level status of GPIO2/3/4, into the corresponding register addresses when the state machine is from Off State to Standby State .

#### 16.14.3 Normal State

If AVIN is in the range between SYSMON voltage and VIN OVP voltage and POWER\_DIS = L, the rails will follow their GPIO settings and their internal configurations of the time slot functions (X\_TIME\_SLOT), turn-on delay functions (X\_ON\_DLY) and the soft-start time functions (X\_SST\_SEL) to perform the power-up sequence. Once all rails power up successfully, the GPIO1 signal, as the nRESET signal, raises to a high level. When the RT5147 gets nRESET = 1, it will be considered in the Normal State.

In Normal State, a rail can be controlled to turn ON/OFF by configuring the X\_EN register function. If the rail powers up by setting X\_EN from b0 to b1, it will follow the X\_SST\_SEL function setting to perform a soft-start immediately, ignoring any configured delay time. Note that if the rails' X\_TIME\_SLOT = b00 (disabled setting), the rail will always remain off ignoring any configuring signal.

#### 16.14.4 Sleep1/Sleep2 State

The RT5147 will go to "Sleep State" when one of the following conditions is satisfied:

- A GPIOx set to the SLEEP1 function goes from high voltage to low voltage. The state machine of the RT5147 will go to Sleep State.
- A GPIOx set to the SLEEP2 function goes from high voltage to low voltage. The state machine of the RT5147 will go to Sleep State. Note that the priority of the rail's off state in the Sleep1 function and Sleep2 function is higher. If one of the rail's off state in the Sleep1 function or in the Sleep2 function gets real, the rail will be off with the state machine changing to Sleep State.
- Besides the external hardware signal controlling the sleep mode, the RT5147 also applies software control via the I<sup>2</sup>C interface to enable sleep mode. If the SLEEP1\_EN or SLEEP2\_EN function is set to b1, the PMIC will also go to sleep mode.

When the RT5147 changes from normal mode to sleep mode, the rails will follow the SLEEP1/2\_REG setting to either remain active or power off.



When Buck2 and Buck3 remain active in sleep mode, both the output voltage of Buck2 and Buck3 have two choices:

- Buck2/Buck3 will keep their output voltage as B2\_VSEL/B3\_VSEL configurations when B2/B3 DVS EN SLEEPx = 0.
- Buck2/Buck3 will change their output voltage to B2\_DVS\_SEL/B3\_DVS\_SEL configurations when B2/B3 DVS EN SLEEPx = 1.

For example, if Sleep1 is used to enter sleep mode and B2/B3\_DVS\_EN\_SLEEP1 = 0, B2/B3 will keep their B2/B3\_VSEL voltage; if B2/B3\_DVS\_EN\_SLEEP1 = 1, B2/B3 will follow the B2/B3\_DVS\_SEL to change their output voltages. The above behaviors also apply to the B2/B3\_DVS\_EN\_SLEEP2 bits.

Because the RT5147 only applies one sleep mode, the priority of B2/B3\_DVS\_EN\_SLEEP2 is higher than B2/B3\_DVS\_EN\_SLEEP1 if both Sleep1 and Sleep2 are enabled.

All the alive rails in sleep mode will enter low power mode. When a rail enters low power mode, it will disable some internal circuits to reduce the VIN supply current for power saving.

The RT5147 can easily return to normal state from sleep state by disabling the sleep mode condition. Form sleep state back to normal state, the disabled rails will follow their X\_ON\_DLY function, X\_WAKEUP\_DELAY function, and X\_SST\_SEL function to perform their wake-up sequence.

#### 16.14.5 Thermal Recovery State

When the die temperature of the RT5147 hits a critical over-temperature event (~150°C), all the rails are forced to power off, but the digital controller remains active. The PMIC stays in the Thermal Recovery State. The PMIC will return to normal state when the die temperature is lower than 125°C.

#### 16.14.6 Recovery State

If any rail gets the fault flag of an overvoltage event or undervoltage event, the fault rail will open its high side and low side, and the other rails will discharge power at the same time. After powering off all rails, the RT5147 will try to hiccup every 100ms with the current register settings. Users can read back the fault information via the I<sup>2</sup>C interface to understand which rail gets the fault flag.

The RT5147 will continue to retry until all rails are no longer in fault events, and the PMIC will return to normal state. When the RT5147 is in normal mode and the AVIN is below the UVLO falling threshold, the RT5147 will go to OFF State.






Figure 5. RT5147 State Machine

#### 16.15 Sequence Diagram

The RT5147 starts a power-up sequence when AVIN exceeds the SYSMON threshold voltage, and the device shuts down when VIN falls below the UVLO falling threshold voltage. The RT5147 applies sleep mode to power off some rails, lower both Buck2 and Buck3 output voltage, and turn the alive rail to low power mode for saving power consumption. All the rails will return to normal operation when the RT5147 transitions from sleep state to normal state. The power on/off sequence and sleep-off/wake-up sequence of all rails in the RT5147 are shown in Figure 6, Figure 7, and Figure 8.






Figure 6. Power-Up/Off Sequence and Sleep Off/Wake-Up Sequence for GPIO3 = Hi-Z.






Figure 7. Power-Up/Off Sequence and Sleep Off/Wake-Up Sequence for GPIO3 = L.






Figure 8. Power-Up/Off Sequence and Sleep Off/Wake-Up Sequence for GPIO3 = H.

44



#### 16.16 TIME\_SLOT, ON\_DLY, WAKE\_UP\_DLY, and OFF\_DLY

The RT5147 embeds four timers to build the power-up sequence, sleep-off sequence, and wake-up sequence for every rail. These four timers are TIME\_SLOT, WAKE\_UP\_DLY, ON\_DLY, and OFF\_DLY. All their functions are described below:

- 1. TIME\_SLOT timer: This timer is used to design the enable delay time of the buck converter or the LDO with discrete regulated duration during the power-up sequence. The time slot applies the enable delay time from 0ms to 7.5ms with 0.25ms step resolution. The enable delay time = 0ms is counted from AVIN = SYSMON with the deglitched 10us delay and Start-Up Delay". The Start-Up Delay is around 380µs. Note that if set the Time\_Slot register of a rail is set to 0x00, the rail will never power up with any sequence. The register of the Time\_Slot for enable delay time = 0ms should be 0x01.
- 2. WAKE\_UP\_DLY timer: This timer is used to design the enable delay time of a regulator during the wake-up sequence. The options of the WAKE\_UP\_DLY function are planned as 0μs, 250μs, 500μs, 750μs, 1000μs, 2000μs, 4000μs and 8000μs. The wake-up delay time = 0μs is counted from the rising edge of the Sleep1/2 signal with the additional delay of "EXIT TIME", where the EXIT TIME is less than 1μs. Without wake-up delay time setting to all regulators, they will raise up at the same time during the wake-up sequence.
- 3. ON\_DLY: The ON\_DLY timer is used for the additional delay time to a rail's enable signal from 0 to 1 during the power-up sequence and the wake-up sequence. It means that the total delay time of a rail in the power-up sequence is "TIME\_SLOT + ON\_DLY"; the total delay time of a rail in the wake-up sequence is "WAKE UP DLY + ON DLY".
- 4. OFF\_DLY: The OFF\_DLY timer is only used for the delay time to a rail's enable signal from 1 to 0 during sleep-off sequence. All rails without OFF\_DLY setting will power off at the same time during the sleep-off sequence.

In addition, the GPIO3 can supply more additional hardware delay time to Buck3, Buck4, LDO1, and LDO2. Thes GPIO3 delay time settings are used to make Buck3, Buck4, LDO1, and LDO2 match at least three different power sequences of different SOCs in one version of the efuse codes. Refer to <u>Table 2</u> for the hardware delay times of the different GPIO3 statuses.

All the rails in the power-off sequence, when AVIN < UVLO or PWR\_DIS = L, always discharge off at the same time. The OFF\_DLY will not apply the delay time to the regulator in the power-off sequence. See <u>Table 9</u> for the functions of the four timers to all the sequences.

14610 01 1110	rable of the boldy time contributions of the time regions to the bold time conductions								
Sequence	TIME_SLOT	WAKE_UP_DLY	ON_DLY	OFF_DLY					
Power up	Yes		Yes						
Sleep off				Yes					
Wake up		Yes	Yes						
Power off									

Table 9. The Delay Time Contributions of the Timer Register Functions to the Sequences



#### 16.17 B1/B2\_EN

The priority of B1/B2\_EN signals, compared with Sleep1 and Sleep2, is the lowest. If B1/B2\_EN = H before AVIN > SYSMON, Buck1 and Buck2 will follow the time-slot function and on delay time function to power up. If B1/B2\_EN remains L after AVIN > SYSMON, Buck1 and Buck2 will stay off during the power-up sequence. When setting B1/B2\_EN to H during normal operation, Buck1 and Buck2 will follow the wake-up delay time and on delay time to power up.

#### **16.18 VOUT LOW**

The RT5147 provides the VOUT\_LOW function to prevent erroneous power-up sequence due to the higher residual voltage on the larger output capacitors. Without the VOUT\_LOW function, the RT5147 may perform a power-down sequence followed by a power-up sequence in a very short time due to a low short-pulse from AVIN or a high short-pulse from the PMIC\_DIS signal. This can result in all outputs still having higher residual voltages during the power-up sequence, as there is not enough time to discharge their output voltages. This behavior will make the system to stop working due to incorrect rail power-up sequences.

The VOUT\_LOW function can be enabled by configuring the VOUTLOW\_MASK\_BIT in the TOP\_CTRL\_REG to b0. If the VOUT\_LOW function is enabled, the RT5147 will not initiate the power-up sequence if any rail is higher than 200mV. This function ensures that the RT5147 provides the correct power-up sequence to the system.

#### 16.19 EXT\_ENx\_O

The RT5147 provides two additional external enable signals to control external converters for supporting larger current rating or expanding more rails. Any of the GPIO2 to GPIO8 can be configured as the output signal, EXT\_EN1\_O or EXT\_EN2\_O. The GPIOx configured as EXT\_ENx\_O can join the power-up sequence or use manual operation to power up via the I<sup>2</sup>C Interface or by receiving an input triggered signal from another GPIOx. The EXT\_ENx\_O\_INPUT\_SEL function provides four ways to trigger the EXT\_ENx\_O pin to issue an enable signal, and the EXT\_ENx\_O\_TIME\_SLOT and EXT\_ENx\_DELAY functions contribute to the delay time to meet the power-up sequence. See the following descriptions for more details about the configuration of EXT\_ENx\_O:

- EXT\_ENx\_O\_INPUT\_SEL = Rail's POK and its delay time is affected by EXT\_ENx\_DELAY.
   The EXT\_ENx\_O will follow the selected rail's power good configured by the EXT\_ENx\_POK\_SEL function to issue the enable signal after a delay time. Note that there is always an offset delay time of about 250μs when the Rail's POK is set as the input triggered signal to EXT\_ENx\_O.
- 2. EXT\_ENx\_O\_INPUT\_SEL = EXT\_ENx\_I and its delay time is affected by EXT\_ENx\_DELAY.
  The EXT\_ENx\_O will follow an external high-level signal received by the GPIO5/6/7/8, configured by the EXT\_ENx\_POK\_SEL function and EXT\_ENx\_I\_SEL function, to issue its enable signal after a delay time.
  Make sure that the configurations of EXT\_ENX\_O and EXT\_ENX\_I are assigned to different GPIOx.
- 3. EXT\_ENx\_O\_INPUT\_SEL = the command from the I<sup>2</sup>C interface and there is no delay time.

  The EXT\_ENx\_O can be set to follow the command from the I<sup>2</sup>C interface. The register address for the command is located in the GPIOx\_GENERAL\_CTRL function. Write 00b to pull down EXT\_ENx\_O as a low-level signal and 01b to pull up EXT\_ENx\_O as a high-level signal.
- 4. EXT\_ENx\_O\_INPUT\_SEL= EXT\_ENx\_O\_Time\_Slot and its delay time comes from the time slot setting. The EXT\_ENx\_O will follow the delay time configured by the EXT\_ENx\_O\_Time\_Slot function to issue the enable signal during the power-up sequence. Note that there is always an offset delay time of about 400μs when EXT\_ENx\_O is set to follow its time slot.

EXT\_ENx\_O will power up as described above. Once the input trigger signal is gone due to unexcepted behavior, the EXT\_ENx\_O will also follow the input trigger signal to go low. The EXT\_ENx\_O will go low when the PMIC hits the protection event.



#### 16.20 SYSMON, SYSWARN, and POK OV

The SYSMON is the configurable threshold voltage for monitoring AVIN, and the threshold can be configured from 2725mV to 3100mV with a 25mV step resolution. When the AVIN is over the SYSMON Vth, the RT5147 can enable the rail's power-up sequence. Note that the SYSMON can be detected through GPIO5.

The SYSWARN is the warning signal to alert that the AVIN voltage is lower than the SYSWARN monitored voltage. The SYSWARN alarm voltage can be configured from 2775mV to 3150mV with a 25mV step resolution. Similarly, the POK\_OV is also a warning signal to alert that the AVIN voltage is higher than the POK\_OV monitored voltage. The POK\_OV monitored voltage has two selections, 3.5V and 3.8V. The system can monitor AVIN as the input source power good by the two signals, SYSWARN and POK\_OV.

The indication bits for SYSMON, SYSWARN, and POK OV are listed in the TOP STATUS REG. These three bits are designed for real-time reaction. Their corresponding bits will show the real status when the AVIN voltage is over their set threshold voltage. This means that if the POK OV bit in the TOP STATUS REG shows b1, the AVIN is over the POK\_OV monitored voltage. It should keep the POK\_OV bit = b0 to maintain the AVIN within the correct operational range. For SYSMON and SYSWARN indication signals, they will show b0 when the AVIN is lower than their configured monitored voltage. Keep the indication signals of SYSMON and SYSWARN at b1 for normal operation.

#### 16.21 AVIN\_OV and AVIN UVLO

Once the AVIN is over the SYSMON voltage, the PMIC starts to work. SYSWARN and POK\_OV can be used to monitor the AVIN voltage. If the AVIN is under SYSWARN or over POK OV, the fault status can be sent by the nIRQ signal to warn the system. When AVIN is lower than SYSWARN (even lower than SYSMON) or higher than POK\_OV, the PMIC still works with the warning status. But if the AVIN continues to worsen to be under AVIN UVLO or over AVIN OV, the PMIC will be forced to shut down to protect itself and the backend circuits. Refer to the State Machine section for more details.

#### 16.22 Status and Flag

The monitored AVIN Status, OT, nRESET and nIRQ in the TOP STATUS REG and the monitored Outputs' POK Status in the RAIL STATUS REG are all real-time-reaction signals. They are designed as level-triggered signals. When the signal is real (equal to 1), the corresponding bit will also show a high level. On the other hand, a bit equal to a low level will indicate that the false status is in the corresponding monitored function.

The status of the Outputs' PBAD flags in the RAIL FLAGx are used to record that the PBAD events occured once. They are designed as edge-triggered signals. If a fault of a rail happens, the related PBAD bit will record the real status at the same time. Then the corresponding PBAD bit will lock the issued PBAD signal even if the rail's fault is removed. Reading the bit will make the I<sup>2</sup>C interface from the "Master Bus" get the real state, but the RT5147 will clear the bit to a false state (equal to b0) if the PBAD event is removed.

TOP STATUS REG, RAIL STATUS REG and RAIL FLAG REG are the fault code systems used to record what happens in the present. When the power system of the SSD application encounters a problem, reading back the register values from the fault code system can help users easily understand what is going on.

### 16.23 nIRQ (Negative Interrupt Request)

The nIRQ system also belongs to the fault codes system. All the faults that occur under the RT5147 operation will be recorded by the corresponding internal register functions. The nIRQ system can decide which fault to exported to the SSD system.

There are two embedded register functions, nIRQ CLEAR and nIRQ MASK, in the nIRQ system. The nIRQ\_CLEAR has two functions:

RT5147 DS-02 July



- The first function is used to record the fault flag from the TOP\_STATUS, RAIL\_STATUS, and RAIL\_FLAGx registers.
- The second function is designed to write a b1 into itself to clear the record of the fault flag from the first function description.

The record function is designed to edge-trigger and lock-out behavior. Once the bit is recorded to b1, the bit will remain locked until it is cleared by writing a b1 to the register (The second function) or if AVIN is under the UVLO voltage.

The nIRQ\_MASK function is used to decide that the nIRQ output (active low) will monitor the fault built in the nIRQ\_CLEAR. If the fault is recorded but masked by the nIRQ system, the nIRQ output will ignore the record fault. If the fault is recorded and unmasked, the GPIOx as the nIRQ will output a low-level signal (see Figure 9).




Figure 9. The Relation Chart for nIRQ, Clear and Mask

### 16.24 Power Disable (PWRDIS)

The PWRDIS is the main on/off signal for the power down/up sequence of the RT5147. However, it will not enable the behavior of the register values re-loaded from the EFUSE when PWRDIS transitions from H to L. The PWRDIS\_DELAY\_TIME function can delay the PWRDIS signal for the power-off sequence of the RT5147. When PWRDIS = L with AVIN in the normal range, the RT5147 will enable the power-up sequence immediately. The power-off delay time can be set to 0ms, 0.5ms, 1ms, 2ms, 4ms, 8ms, and 16ms. If users want to disable this function, set PWRDIS\_DELAY\_TIME to 0x7 to make the RT5147 ignore the PWRDIS function.

### 16.25 B2/B3\_DVS\_EN\_SLEEPx

Buck2 and Buck3 can have another output voltage when the RT5147 enters sleep mode and Buck2 and Buck3 remain alive. The B2/B3 DVS enable signals are controlled by the B2\_DVS\_EN\_SLEEP1, B2\_DVS\_EN\_SLEEP2, B3\_DVS\_EN\_SLEEP1, and B3\_DVS\_EN\_SLEEP2 bits. If the RT5147 enters sleep mode via the SLEEP1 signal, Buck2 and Buck3 will follow B2/B3\_DVS\_EN\_SLEEP1; if the RT5147 enters sleep mode via the SLEEP2 signal, Buck2 and Buck3 will follow B2/B3\_DVS\_EN\_SLEEP2. However, Buck2 and Buck3 will follow B2/B3\_DVS\_EN\_SLEEP2 mode via both SLEEP1 = 0 and SLEEP2 = 0 (low active).

2025



#### 16.26 Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature  $T_{J(MAX)}$ , listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

 $PD(MAX) = (TJ(MAX) - TA) / \theta JA$ 

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is  $125^{\circ}$ C. The junction-to-ambient thermal resistance,  $\theta_{JA}$ , is highly package dependent. For a WL-CSP-36B 2.66x2.70 (BSC) package, the thermal resistance,  $\theta_{JA}$ , is  $28.56^{\circ}$ C/W on a standard JEDEC 51-9 high effective-thermal-conductivity four-layer test board. The maximum power dissipation at  $T_A = 25^{\circ}$ C can be calculated as below:

 $PD(MAX) = (125^{\circ}C - 25^{\circ}C) / (28.56^{\circ}C/W) = 3.5W \text{ for a WL-CSP-36B } 2.66x2.70 \text{ (BSC) package.}$ 

The maximum power dissipation depends on the operating ambient temperature for the fixed  $T_{J(MAX)}$  and the thermal resistance,  $\theta_{JA}$ . The derating curve in <u>Figure 10</u> allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 10. Derating Curve of Maximum Power Dissipation



#### 16.27 Layout Considerations

Layout is very important in high-frequency switching converter design. The PCB can radiate excessive noise and contribute to converter instability with improper layout.

Power components should be placed on the same side of the board, with power traces routed on the same layer. If it is necessary to route a power trace to another layer, choose a trace in low di/dt paths and use multiple vias for interconnection. When vias are used to connect PCB layers in the high current loop, there should be enough vias to reduce the path impedance as much as possible. The width of the power trace is decided by the maximum current that passes through it. With enough width and vias, the resistance of the entire power trace can be minimized to improve the performance of the converter. Below are some other layout guidelines which should be considered:

- Place the input decoupling capacitors as close as possible to VIN pins (for example, AVIN, VINLDO1, VIN\_B1, VIN\_B2, VIN\_B3, and VIN\_B4). The input capacitor can provide instant current to the converter when the high-side MOSFET turns on. It is better to connect the input capacitors to the VIN pins directly with a trace on the same layer. It is preferable to connect the decoupling capacitors directly to the pins without using vias.
- Place the inductors close to the SW pins (for example, SW\_B1, SW\_B2, SW\_B3, and SW\_B4), and the power trace between them should be wide and short. Using a wide and short trace to minimize the ESR will gain better efficiency. Additionally, this trace copper area provides a heat sink for the inductor and the internal MOSFETs. Do not make the area of the node small by using narrow traces; keep the area as wide as possible without affecting other paths. However, the largest voltage and current variation also happens on the trace of SW\_Bx, it should keep any sensitive trace far away from this node.
- For feedback signals FB\_B1, FB\_B2, FB\_B3, and FB\_B4, the sensing point which detects the output voltage must be connected after the output capacitor and keep the trace far away from the switching node or inductor. In addition, the current through the FB\_Bx trace should be very small. Place the feedback network as close to the chip as possible.
- Place the output capacitors close to LDO1, LDO2, and the output side of the Bx inductor to minimize trace inductance.
- The GND pins should be connected to a strong ground plane for heat sinking and noise protection.

Table 10. Suggested Inductors for Typical Application Circuit

Component Supplier	Part No.	Inductance (μH)	Dimensions (mm)	Note
Cyntec HTTD32251B-R47MMR		0.47	3.2 x 2.5 x 1.2	L1, L3
Cyntec	Cyntec HMMQ20161B-R47MDR		2 x 1.6 x 1.2	L2, L4

**Table 11. Recommended Component Selection for Typical Application Circuit** 

Component Supplier	Part No.	Capacitance (μF)	Case Size
MURATA	GRM155R60J225ME01	2.2	0402
MURATA	MURATA GRM188R60J106ME47		0603
MURATA	GRM188R60J226ME15	22	0603

**Note 11.** The information provided in this section is for reference only. The customer is solely responsible for designing, validating, and testing any applications incorporating Richtek's product(s). The customer is also responsible for applicable standards and any safety, security, or other requirements.



## 17 Functional Register Description

The following <u>Table 12</u> is a summary of registers. It shows the default register values of the PMIC when the AVIN is over UVLO rising threshold but under VSYSMON. Certain default values of register address are from EFUSE. When AVIN is above UVLO, the status of some registers will be determined by the three states (H, Hi-Z, L) of GPIO#.

**Table 12. Register Summary** 

Adduses	Domistov Noves	Defa	ult Value	(Hex.)	Time	FFUEF	Control
Address	Register Name	Н	Hi-Z	L	Type	EFUSE	by GPIO#
0x00	TOP_STATUS_REG	00	00	00	RO		
0x01	RAIL_FLAG0_REG	00	00	00	R1C		
0x02	RAIL_FLAG1_REG	00	00	00	R1C		
0x03	RAIL_STATUS_REG	00	00	00	RO		
0x04	RAIL_FALG2_REG	00	00	00	R1C		
0x05	GPIO1_REG	04	04	04	RW	Bits[2:0]	
0x06	GPIO2_REG	00	00	00	RW	Bits[6:3]	
0x07	GPIO3_REG	00	00	00	RW	Bits[6:3]	
0x08	GPIO4_REG	00	00	00	RW	Bits[6:3]	
0x09	GPIO5_REG	18	10	10	RW	Bits[6:3]	GPIO3
0x0A	GPIO6_REG	00	00	00	RW	Bits[6:3]	
0x0B	GPIO7_REG	30	30	30	RW	Bits[6:3]	
0x0C	GPIO8_REG	20	20	20	RW	Bits[6:3]	
0x0D	GPIO3_DELAY_REG0	6C	6F	06	RW	Bits[7:0]	GPIO3
0x0E	GPIO3_DELAY_REG1	88	88	88	RW	Bits[7:0]	GPIO3
0x0F	WARN_VTH_REG0	00	00	00	RW		
0x10	WARN_VTH_REG1	00	00	00	RW		
0x11	nRESET_MASK_REG	00	00	00	RW		
0x12	nIRQ_CLEAR_REG	00	00	00	W1C		
0x13	nIRQ_MASK_REG	FC	FC	FC	RW		
0x14	EXT_EN1_O_TIME_SLOT	07	07	07	RW	Bits[4:0]	
0x15	EXT_EN2_O_TIME_SLOT	07	07	07	RW	Bits[4:0]	
0x16	EXT_EN1_I	C0	C0	C0	RW		
0x17	EXT_EN2_I	C0	C0	C0	RW		
0x18	EXT_ENx_O_DELAY	00	00	00	RW		
0x19	SST0_REG	55	55	55	RW	Bits[7:0]	
0x1A	SST1_REG	00	00	00	RW	Bits[7:6]	
0x1B	B1_CFG_REG	6A	6A	6A	RW	Bits[3:1]	
0x1C	B1_SEL_REG	A0	A0	A0	RW	Bits[7:2]	GPIO2
0x1D	B2_CFG_REG	6A	6A	6A	RW		
0x1E	B2_SEL_REG	52	52	8C	RW	Bits[7:1]	GPIO2

RT5147\_DS-02 July 2025



Addis	Bardatan Nama	Defa	ult Value	(Hex.)		FFUOF	Control
Address	Register Name	Н	Hi-Z	L	Туре	EFUSE	by GPIO#
0x1F	B2_DVS_SEL_REG	52	52	8C	RW	Bits[7:1]	GPIO2/ GPIO3
0x20	B3_CFG_REG	6A	6A	6A	RW	Bits[3:1]	
0x21	B3_SEL_REG	38	38	38	RW	Bits[7:1]	GPIO3
0x22	B3_DVS_SEL_REG	38	38	38	RW	Bits[7:1]	GPIO3
0x23	B4_CFG_REG	6A	6A	6A	RW		
0x24	B4_SEL_REG	28	3C	3C	RW	Bits[7:1]	GPIO4
0x25	LDO1_SEL_REG	40	40	78	RW	Bits[7:2]	GPIO4
0x26	LDO2_SEL_REG	40		40	RW	Bits[7:2]	GPIO6
0x27	DCDCCTRL0_REG	00	00	00	RW		
0x28	SLEEP_DVS_REG	00	00	00	RW	Bits[7:4]	
0x29	SLEEP1_REG	FC	FC	FC	RW	Bits[7:2]	GPIO3
0x2A	SLEEP2_REG	FC	FC	FC	RW	Bits[7:2]	GPIO3
0x2B	DCDCCRTL1_REG	00	00	00	RW		
0x2C	DISCHARGE0_REG	FC	FC	FC	RW		
0x2D	DISCHARGE1_REG	15	15	15	RW		
0x2E	DISCHARGE2_REG	D0	D0	D0	RW		
0x2F	DCDCCTRL2_REG	00	00	00	RW		
0x30	B1_TIME0_REG	00	00	00	RW		
0x31	B1_TIME1_REG	0E	0E	0E	RW	Bits[4:0]	
0x32	B2_TIME0_REG	00	00	00	RW		
0x33	B2_TIME1_REG	04	04	04	RW	Bits[4:0]	
0x34	B3_TIME0_REG	00	00	00	RW		
0x35	B3_TIME1_REG	01	01	01	RW	Bits[4:0]	
0x36	B4_TIME0_REG	00	00	00	RW		
0x37	B4_TIME1_REG	61	61	61	RW	Bits[4:0]	
0x38	MANUFACTURER_ID_REG	21	21	21	RO		
0x39	LDO1_TIME0_REG	00	00	00	RW		
0x3A	LDO1_TIME1_REG	01	01	01	RW	Bits[4:0]	
0x3B	LDO2_TIME0_REG	00	00	00	RW		
0x3C	LDO2_TIME1_REG	01	01	01	RW	Bits[4:0]	
0x3D	PWRDIS_REG	07	07	07	RW	Bits[2:0]	
0x3E	PRODUCT_ID_REG	47	47	47	RO		
0x3F	REVISION_NUMBER_REG	A1	A1	A1	RO		
0x40	TOP_CTRL_REG	70	70	70	RO	Bit[4]	
0x41	B3_REAL_SEL_REG				RO		



### 17.1 Registers Configuration

See below register tables for the detailed description of their functions. Some of the registers are volatile. Volatile registers are accessible through the I<sup>2</sup>C slave bus and are not valid while AVIN is under UVLO. Some of the registers will reload their values from the values fixed by the EFUSE. <u>Table 6</u> shows which value of the register function can be adjusted by the factory.

Table 13. TOP\_STATUS\_REG

	Address: 0x00 Description: Top status bit indicates VIN and PMIC PG or PBAD.							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	VSYSMON	VSYSWARN	POK_ OV	VIN_OV	OT_WAR N	OT_PMIC	nRESET	IRQ
Read/Write	RO	RO	RO	RO	RO	RO	RO	RO
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description
7	VSYSMON	Real Time bit.  1b: VIN ≥ VSYSMON  0b: VIN < VSYSMON  If AVIN is above the VSYSMON threshold, REG_0x00[7], VSYSMON, will become 1b with 10µs (typical) deglitch time.
6	VSYSWARN	Real Time bit.  1b: VIN ≥ VSYSWARN  0b: VIN < VSYSWARN  If AVIN is above the VSYSWARN threshold, REG_0x00[6], VSYSWARN, will become 1b with 10µs (typical) deglitch time.
5	POK_OV	Real Time bit.  1b: VIN ≥ POK_OV  0b: VIN < POK_OV  If AVIN is above the POK_OV threshold, REG_0x00[5], POK_OV, will become 1b with 10µs (typical) deglitch time.
4	VIN_OV	Real Time bit.  1b: VIN ≥ VIN_OV  0b: VIN < VIN_OV  If AVIN is above the VIN_OV threshold, REG_0x00[4], VIN_OV, will become 1b with 10µs (typical) deglitch time.
3	OT_WARN	Real Time bit.  1b: PMIC temperature ≥ OT_WARN  0b: PMIC temperature < OT_WARN  If the PMIC temperature is above OT_WARN threshold, REG_0x00[3], OT_WARN, will become 1b.
2	OT_PMIC	Real Time bit.  1b: PMIC temperature ≥ OT_PMIC  0b: PMIC temperature < OT_PMIC  If the PMIC temperature is above OT_PMIC threshold, REG_0x00[2], OT_PMIC, will become 1b.
1	nRESET	Real Time bit.  1b: Indicates PMIC Power Good (PG) after power-up sequence  0b: Indicates PMIC Power Bad (PBAD)
0	IRQ	Real Time bit. 1b: Indicates triggered fault 0b: Indicates non-fault

RICHTEK

RT5147\_DS-02 July 2025



### Table 14. RAIL\_FLAG0\_REG

Address: 0x01

**Description:** This register bit records the UVP event when it is triggered.

Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	B1_UV	B2_UV	B3_UV	B4_UV	LDO1_UV	LDO2_UV	Res	erved
Read/Write	R1C	R1C	R1C	R1C	R1C	R1C	RO	RO
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description
7	B1_UV	Rails' flag bit. 1b: Indicates UV on B1 once 0b: Normal Reading this bit will reset this bit to 0b.
6	B2_UV	Rails' flag bit. 1b: Indicates UV on B2 once 0b: Normal Reading this bit will reset this bit to 0b.
5	B3_UV	Rails' flag bit. 1b: Indicates UV on B3 once 0b: Normal Reading this bit will reset this bit to 0b.
4	B4_UV	Rails' flag bit. 1b: Indicates UV on B4 once 0b: Normal Reading this bit will reset this bit to 0b.
3	LDO1_UV	Rails' flag bit. 1b: Indicates UV on LDO1 once 0b: Normal Reading this bit will reset this bit to 0b.
2	LDO2_UV	Rails' flag bit. 1b: Indicates UV on LDO2 once 0b: Normal Reading this bit will reset this bit to 0b.



### Table 15. RAIL\_FLAG1\_REG

Address: 0x02 **Description:** This register bit records the OVP event when it is triggered.

	<u> </u>				33			
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	B1_OV	B2_OV	B3_OV	B4_OV	LDO1_OV	LDO2_OV	Res	erved
Read/Write	R1C	R1C	R1C	R1C	R1C	R1C	RO	RO
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description
		Rails' flag bit.
7	B1_OV	1b: Indicates OV on B1 once
,	B1_01	0b: Normal
		Reading this bit will reset this bit to 0b.
		Rails' flag bit.
6	B2_OV	1b: Indicates OV on B2 once
	D2_O v	0b: Normal
		Reading this bit will reset this bit to 0b.
		Rails' flag bit.
5	B3_OV	1b: Indicates OV on B3 once
]	D3_O v	0b: Normal
		Reading this bit will reset this bit to 0b.
		Rails' flag bit.
4	B4_OV	1b: Indicates OV on B4 once
4	D4_O v	0b: Normal
		Reading this bit will reset this bit to 0b.
		Rails' flag bit.
3	LDO1_OV	1b: Indicates OV on LDO1 once
3	LDO1_OV	0b: Normal
		Reading this bit will reset this bit to 0b.
		Rails' flag bit.
2	LDO2_OV	1b: Indicates OV on LDO2 once
_	LD02_0V	0b: Normal
		Reading this bit will reset this bit to 0b.

Value



### Table 16. RAIL\_STATUS\_REG

Address: 0x03 **Description:** The rail's status bit indicates the output POK. **Bits** Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 B1 PO B2 PO B3 PO B4\_PO LDO1 PO LDO2 PO Reserved Name Κ Κ Κ Κ Κ Κ Read/Write RO RO RO RO RO RO RO RO Default 0 0 0 0 0 0 0 0

Name	Description
B1_POK	Real time for rail's flag bit. 1b: Indicates POK on B1
	0b: No POK on B1
D0 D01/	Real time for rail's flag bit.
B2_POK	1b: Indicates POK on B2 0b: No POK on B2
	Real time for rail's flag bit.
5 B3_POK	1b: Indicates POK on B3
	0b: No POK on B3
	Real time for rail's flag bit.
B4_POK	1b: Indicates POK on B4
	0b: No POK on B4
10010011	Real time for rail's flag bit.
LDO1_POK	1b: Indicates POK on LDO1
	0b: No POK on LDO1
LDO2 DOK	Real time for rail's flag bit.
LDUZ_PUK	1b: Indicates POK on LDO2 0b: No POK on LDO2
	B1_POK  B2_POK  B3_POK



### Table 17. RAIL\_FLAG2\_REG

Address: 0x04 **Description:** This register bit records the ILIM event when it is triggered. Bit 7 **Bits** Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 B4 ILI B1 ILI B2 ILI B3 ILI LDO1 ILI LDO2 ILI Reserved Name Μ Μ M Μ M M Read/Write R1C R1C R1C R1C R1C R1C RO RO Default 0 0 0 0 0 0 0 0 Value

Bits	Name	Description
7	B1_ILIM	Rails' flag bit. Indicates ILIM on B1 once. 1b: Indicates ILIM on B1 once 0b: Normal Reading this bit will reset this bit to 0b.
6	B2_ILIM	Rails' flag bit. Indicates ILIM on B2 once. 1b: Indicates ILIM on B2 once 0b: Normal Reading this bit will reset this bit to 0b.
5	B3_ILIM	Rails' flag bit. Indicates ILIM on B3 once.  1b: Indicates ILIM on B3 once  0b: Normal  Reading this bit will reset this bit to 0b.
4	B4_ILIM	Rails' flag bit. Indicates ILIM on B4 once.  1b: Indicates ILIM on B4 once  0b: Normal  Reading this bit will reset this bit to 0b.
3	LDO1_ILIM	Rails' flag bit. Indicates ILIM on LDO1 once.  1b: Indicates ILIM on LDO1 once  0b: Normal  Reading this bit will reset this bit to 0b.
2	LDO2_ILIM	Rails' flag bit. Indicates ILIM on LDO2 once.  1b: Indicates ILIM on LDO2 once  0b: Normal  Reading this bit will reset this bit to 0b.



## Table 18. GPIO1(nRESET)\_REG

Address: 0x05 Description: GPIO1 configuration.								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name			Reserved	nRST_DELAY_TIME				
Read/Write	RO	RO	RO	RO	RO	RW	RW	RW
Default Value	0	0	0	0	0	1	0	0

Bits	Name	Description
2:0	nRST_DELAY_TIME	The timing from the POK signal of the B3 rail in the power-up sequence to the nRESET signal.  000b = Delay 0.5ms.  001b = Delay 1ms.  010b = Delay 2ms.  011b = Delay 4ms.  100b = Delay 8ms.  101b = Delay 16ms.  110b = Delay 32ms.  111b = Delay 64ms.



### Table 19. GPIO2\_REG

Address: 0x06 Description: GPIO2 configuration.								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	GPIO2_F UNC_EN	GPIO2_FUNC_SEL				Reserved	GPIO2_G CT	_
Read/Write	RW	RW	RW	RW	RW	RO	RW	RW
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description
7	GPIO2_FUNC_EN	GPIO2 has an initial function before nRESET=1. This bit can disable the function of "GPIO2_FUNC_SEL" after nRESET=1. 0b: Disable 1b: Enable
6:3	GPIO2_FUNC_SEL	0000b = EXT_EN1_O output 0001b = EXT_EN2_O output 0010b = nIRQ (output) 0011b = SLEEP1 (input, low active) 0100b = SLEEP2 (input, low active) 0101b = B1/B2 enable/disable (input) 0110b = PWRDIS (input) 0111b = EXT_EN1_I (input)/ not used for GPIO2/3/4 1000b = EXT_EN2_I (input)/ not used for GPIO2/3/4
1:0	GPIO2_GENERAL_CTRL	If the function selection is as "EXT_EN1/2_O", these bits can control the voltage level of the EXT_EN1/2_O as the general purpose input/output. If GPIO2/3/4/6 is set to EXT_EN1/2_O, the EXT_EN1/2_O function only can be enabled after nRESET = 1. (Note 12) 00b = Low level 01b = High level

Note 12. GPIO2/3/4/6 is used to control the VSELx of the rails of the RT5147 before nRESET = 1. Send out the EXT\_EN1/2\_O signal manually after nRESET = 1 if GPIO2/3/4/6 is set as the EXT\_EN1/2\_O function. If GPIO5/7/8 is used as EXT\_EN1/2\_O, the EXT\_EN1/2\_O can join the power-up sequence.



## Table 20. GPIO3\_REG

Address: 0x07 Description: GPIO3 configuration.								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	GPIO3_F UNC_EN	GPIO3_FUNC_SEL				Reserved	GPIO3_G CT	_
Read/Write	RW	RW	RW	RW	RW	RO	RW	RW
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description				
7	GPIO3_FUNC_EN	GPIO3 has an initial function before nRESET=1. This bit can disable the function of "GPIO3_FUNC_SEL" after nRESET=1. 0b: Disable 1b: Enable				
6:3	GPIO3_FUNC_SEL	0000b = EXT_EN1_O output 0001b = EXT_EN2_O output 0010b = nIRQ (output) 0011b = SLEEP1 (input, low active) 0100b = SLEEP2 (input, low active) 0101b = B1/B2 enable/disable (input) 0110b = PWRDIS (input) 0111b = EXT_EN1_I (input)/ not used for GPIO2/3/4 1000b = EXT_EN2_I (input)/ not used for GPIO2/3/4				
1:0	GPIO3_GENERAL_CTRL	If the function selection is as "EXT_EN1/2_O", these bits can control the voltage level of the EXT_EN1/2_O as the general purpose input/output. If the GPIO2/3/4/6 is set to EXT_EN1/2_O, the EXT_EN1/2_O function can only be enabled after nRESET = 1.  00b = Low level 01b = High level				



## Table 21. GPIO4\_REG

Address: 0x08  Description: GPIO4 configuration.								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	GPIO4_ FUNC_ EN		GPIO4_FUNC_SEL				GPIO4_G CT	_
Read/Write	RW	RW	RW	RW	RW	RO	RW	RW
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description
7	GPIO4_FUNC_EN	GPIO4 has an initial function before nRESET=1. This bit can disable the function of "GPIO4_FUNC_SEL" after nRESET=1.  0b: Disable 1b: Enable
6:3	GPIO4_FUNC_SEL	0000b = EXT_EN1_O output 0001b = EXT_EN2_O output 0010b = nIRQ (output) 0011b = SLEEP1 (input, low active) 0100b = SLEEP2 (input, low active) 0101b = B1/B2 enable/disable (input) 0110b = PWRDIS (input) 0111b = EXT_EN1_I (input)/ not used for GPIO2/3/4 1000b = EXT_EN2_I (input)/ not used for GPIO2/3/4
1:0	GPIO4_GENERAL_CTRL	If the function selection is as "EXT_EN1/2_O", these bits can control the voltage level of the EXT_EN1/2_O as the general purpose input/output. If the GPIO2/3/4/6 is set to EXT_EN1/2_O, the EXT_EN1/2_O function can only be enabled after nRESET = 1.  00b = Low level 01b = High level



### Table 22. GPIO5\_REG

Address: 0x09

Description: The function of GPIO5 can be selected by GPIO3 status (H, Hi-Z, L).

2001 piloti The fatherion of all 100 can be collected by all 100 catalo (11, 111 2, 2).									
Bits	8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Nam	ie	Reserved	GPIO5_FUNC_SEL				Reserved	GPIO5_G CT	ENERAL_ RL
Read/V	Vrite	RO	RW	RW RW RW			RO	RW	RW
	Н	0	0	0	1	1	0	0	0
Defaul t Value	Hi-Z	0	0	0	1	0	0	0	0
	L	0	0	0	1	0	0	0	0

Bits	Name	Description
6:3	GPIO5_FUNC_SEL	0000b = EXT_EN1_O output 0001b = EXT_EN2_O output 0010b = nIRQ (output) 0011b = SLEEP1 (input, low active) 0100b = SLEEP2 (input, low active) 0101b = B1/B2 enable/disable (input) 0110b = PWRDIS (input) 0111b = EXT_EN1_I (input)/ not used for GPIO2/3/4 1000b = EXT_EN2_I (input)/ not used for GPIO2/3/4 1001b = SYSMON
1:0	GPIO5_GENERAL_CTRL	If the function selection is as "EXT_EN1/2_O", these bits can control the voltage level of the EXT_EN1/2_O as the general purpose input/output after nRESET = 1. If GPIO5/7/8 is set to EXT_EN1/2_O, the EXT_EN1/2_O function can be enabled by other signals before nRESET = 1. (Refer to Table 35 and Table 36.)  00b = Low level 01b = High level



## Table 23. GPIO6\_REG

Address: 0x0/ Description: 0	=	guration.						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	GPIO6_ FUNC_ EN		GPIO6_FUNC_SEL Reserve GPIO6_GENERAL_ d CTRL					_
Read/Write	RW	RW	RW	RW	RW	RO	RW	RW
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description
7	GPIO6_FUNC_EN	GPIO6 has an initial function before nRESET=1. This bit can disable the function of "GPIO6_FUNC_SEL" after nRESET=1.  0b: Disable 1b: Enable
6:3	GPIO6_FUNC_SEL	0000b = EXT_EN1_O output 0001b = EXT_EN2_O output 0010b = nIRQ (output) 0011b = SLEEP1 (input, low active) 0100b = SLEEP2 (input, low active) 0101b = B1/B2 enable/disable (input) 0110b = PWRDIS (input) 0111b = EXT_EN1_I (input)/ not used for GPIO2/3/4 1000b = EXT_EN2_I (input)/ not used for GPIO2/3/4
1:0	GPIO6_GENERAL_CTRL	If the function selection is as "EXT_EN1/2_O", these bits can control the voltage level of the EXT_EN1/2_O as the general purpose input/output. If the GPIO2/3/4/6 is set to EXT_EN1/2_O, the EXT_EN1/2_O function can only be enabled after nRESET = 1.  00b = Low level 01b = High level



## Table 24. GPIO7\_REG

	Address: 0x0B Description: GPIO7 configuration.							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	Reserved		GPIO7_FUNC_SEL Reserved GPIO7_GENE					_
Read/Write	RO	RW	RW	RW	RW	RO	RW	RW
Default Value	0	0	1	1	0	0	0	0

Bits	Name	Description
6:3	GPIO7_FUNC_SEL	0000b = EXT_EN1_O output 0001b = EXT_EN2_O output 0010b = nIRQ (output) 0011b = SLEEP1 (input, low active) 0100b = SLEEP2 (input, low active) 0101b = B1/B2 enable/disable (input) 0110b = PWRDIS (input) 0111b = EXT_EN1_I (input)/ not used for GPIO2/3/4 1000b = EXT_EN2_I (input)/ not used for GPIO2/3/4
1:0	GPIO7_GENERAL_CTRL	If the function selection is as "EXT_EN1/2_O", these bits can control the voltage level of the EXT_EN1/2_O as the general purpose input/output after nRESET = 1. If the GPIO5/7/8 is set to EXT_EN1/2_O, the EXT_EN1/2_O function can be enabled by other signals before nRESET = 1. (Refer to Table 35 and Table 36.)  00b = Low level 01b = High level



## Table 25. GPIO8\_REG

Address: 0x00 Description: 0		ration.						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	Reserved		GPIO8_FUNC_SEL Reserved GPIO8_GENERAL_ CTRL				_	
Read/Write	RO	RW	RW	RW	RW	RO	RW	RW
Default Value	0	0	1	0	0	0	0	0

Bits	Name	Description
6:3	GPIO8_FUNC_SEL	0000b = EXT_EN1_O output 0001b = EXT_EN2_O output 0010b = nIRQ (output) 0011b = SLEEP1 (input, low active) 0100b = SLEEP2 (input, low active) 0101b = B1/B2 enable/disable (input) 0110b = PWRDIS (input) 0111b = EXT_EN1_I (input)/ not used for GPIO2/3/4 1000b = EXT_EN2_I (input)/ not used for GPIO2/3/4
1:0	GPIO8_GENERAL_CTRL	If the function selection is as "EXT_EN1/2_O", these bits can control the voltage level of the EXT_EN1/2_O as the general purpose input/output after nRESET = 1. If the GPIO5/7/8 is set to EXT_EN1/2_O, the EXT_EN1/2_O function can be enabled by other signals before nRESET = 1. (Refer to Table 35 and Table 36.)  00b = Low level 01b = High level



### Table 26. GPIO3\_DELAY0\_REG

	Address: 0x0D Description: B3 and B4 delay time selection during the power-up sequence by GPIO3 status (H, Hi-Z, L).								
Bits	Bits		Bit 7 Bit 6 Bit 5			Bit 3	Bit 2	Bit 1	Bit 0
Name B3_DELAY_SEL						B4_DELAY	_SEL		
Read/V	Vrite	RW RW RW		RW	RW	RW	RW	RW	
	Н	0	1	1	0	1	1	0	0
Defaul t Value	Hi-Z	0	1	1	0	1	1	1	1
- 2000	L	0	0	0	0	0	1	1	0

Bits	Name	Description
7:5	B3_DELAY_SEL	Offset = 0ms Step = 0.25ms Delay time = DEC(0x0D[7:5]) x 0.25ms
4:0	B4_DELAY_SEL	Offset = 0ms Step = 0.25ms Delay time = DEC(0x0D[4:0]) x 0.25ms

### Table 27. GPIO3\_DELAY1\_REG

Address: 0x0E

Description: LDO1 and LDO2 delay time selection during the power-up sequence by GPIO3 status (H, Hi-Z,

,									
Bits	S	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Nam	Name LDO1_DELAY_SEL LDO2_DELAY_SEL								
Read/V	Vrite	RW	RW RW RW				RW	RW	RW
	Н	1	0	0	0	1	0	0	0
Defaul t Value	Hi-Z	1	0	0	0	1	0	0	0
	L	1	0	0	0	1	0	0	0

Bits	Name	Description
7:4	LDO1_DELAY_SEL	Offset = 0ms Step = 0.25ms Delay time = DEC(0x0E[7:4]) x 0.25ms
3:0	LDO2_DELAY_SEL	Offset = 0ms Step = 0.25ms Delay time = DEC(0x0E[3:0]) x 0.25ms



# Table 28. WARN0\_REG

	Address: 0x0F Description: SYSWARN and SYSMON Vth configuration.							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		SYSWARN_SEL			L SYSMON_SEL			
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description
7:4	SYSWARN_SEL	Vth of the SYSWARN selection: Offset = 2775mV Step = 25mV Max = 3150mV SYSWARN threshold = 2775mV + DEC(0x0F[7:4]) x 25mV
3:0	SYSMON_SEL	Vth of the SYSMON selection Offset = 2725mV Step = 25mV Max = 3100mV SYSMON threshold = 2725mV + DEC(0x0F[3:0]) x 25mV

### Table 29. WARN1\_REG

Address: 0x10 Description: POK_OV Vth configuration.								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	POK_OV_SEL		Reserved					
Read/Write	RW	RO	RO	RO	RO	RO	RO	RO
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description
7	POK_OV_SEL	Vth of POK_OV warning signal selection: 0b = 3.5V 1b = 3.8V



### Table 30. nRESET\_MASK\_REG

Address: 0x11

Description: Mask the protection function will make nRESET signal active.

Description.	Description. Mask the protection function will make the SET signal active.							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	B1_PBA D_RES ET_MA SK	B2_PBA D_RES ET_MA SK	B3_PBA D_RES ET_MA SK	B4_PBA D_RES ET_MA SK	L1_PAB D_RES ET_MA SK	L2_PBA D_RES ET_MA SK	VIN_OV _RESE T_MAS K	OT_RE SET_M ASK
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description
7	B1_PBAD_RESET_MASK	
6	B2_PBAD_RESET_MASK	
5	B3_PBAD_RESET_MASK	Mask the analog circuit protection behavior, but still
4	B4_PBAD_RESET_MASK	implement the digital fault flags.
3	L1_PBAD_RESET_MASK	0b = Nothing
2	L2_PBAD_RESET_MASK	1b = Mask the analog protection behavior
1	VIN_OV_RESET_MASK	
0	OT_RESET_MASK	



### Table 31. nIRQ\_CLEAR\_REG

	Address: 0x12  Description: Indicate the interrupt flag and this bit can be cleared by writing 1b to it.								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name	VIN_UN DER_S YSMON _ CLR	VIN_UN DER_S YSWAR N_CLR	VIN_OV ER_PO K_OV_ CLR	VIN_OV _CLR	OT_WA RN_CL R	OUTPU T_OVU V_CLR	Rese	erved	
Read/Write	W1C	W1C	W1C	W1C	W1C	W1C	RO	RO	
Default Value	0	0	0	0	0	0	0	0	

Bits	Name	Description				
7	VIN_UNDER_SYSMON_CLR					
6	VIN_UNDER_SYSWARN_CLR	Oh: Nothing				
5	VIN_OVER_POK_OV_CLR	Ob: Nothing  1b: Indicates the interrupt flag of the event				
4	VIN_OV_CLR	Write 1b to clear the exception bit, if the event does not				
3	OT_WARN_CLR	exist.				
2	OUTPUT_OVUV_CLR					

## Table 32. nIRQ\_MASK\_REG

	Address: 0x13  Description: Mask the interrupt flag (nIRQ) of the event but the flag of the exception bit will still work.							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	VIN_UN DER_S YSMON _MASK	VIN_UN DER_S YSWAR N_MAS K	VIN_OVE R_POK_ OV_MAS K	VIN_OV _MASK	OT_WAR N_MASK	OUTPUT_ OVUV_ MASK	Rese	erved
Read/Write	RW	RW	RW	RW	RW	RW	RO	RO
Default Value	1	1	1	1	1	1	0	0

Bits	Name	Description
7	VIN_UNDER_SYSMON_MASK	
6	VIN_UNDER_SYSWARN_MASK	Only mask the interrupt flag (nIRQ) of the event but the flag
5	VIN_OVER_POK_OV_MASK	of the exception bit will still work well.
4	VIN_OV_MASK	0b: Does not mask the interrupt flag of the event
3	OT_WARN_MASK	1b: Mask the interrupt flag of the event
2	OUTPUT_OVUV_MASK	



### Table 33. EXT\_EN1\_O\_TIME\_SLOT\_REG

Address: 0x14

Description: Configure the time slot of the external enable1 output (EXT\_EN1\_O) during the power-up sequence. The EXT EN1 O will issue from low to high automatically at the setting time slot.

		• -		3	,	3		
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	Reserved			EXT_EN1_O_TIME_SLOT				
Read/Write	RO	RO	RO	RW	RW	RW	RW	RW
Default Value	0	0	0	0	0	1	1	1

Bits	Name	Description
4:0	EXT_EN1_O_TIME_SLOT	EXT_EN1_O power-up sequence without external controlled signal when VIN is from 0V to above SYSMON. $0x00 = disabled$ $0x01 = Time Slot1 (0\mu s)$ $0x02 = Time Slot2 (250\mu s)$ $0x03 = Time Slot3 (500\mu s)$ $0x1E = Time Slot30 (7250\mu s)$ $0x1F = Time Slot31 (7500\mu s)$

### Table 34. EXT\_EN2\_O\_TIME\_SLOT\_REG

Address: 0x15

Description: Configure the time slot of the external enable2 output (EXT\_EN2\_O) during the power-up sequence. The EXT\_EN2\_O will issue from low to high automatically at the setting time slot.

•		-		•	,			
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	Reserved			EXT_EN2_O_TIME_SLOT				
Read/Write	RO	RO	RO	RW	RW	RW	RW	RW
Default Value	0	0	0	0	0	1	1	1

Bits	Name	Description
4:0	EXT_EN2_O_TIME_SLOT	EXT_EN1_O power-up sequence without external controlled signal when VIN is from 0V to above SYSMON. $0x00 = \text{disabled}$ $0x01 = \text{Time Slot1 } (0\mu\text{s})$ $0x02 = \text{Time Slot2 } (250\mu\text{s})$ $0x03 = \text{Time Slot3 } (500\mu\text{s})$ $0x1E = \text{Time Slot30 } (7250\mu\text{s})$ $0x1F = \text{Time Slot31 } (7500\mu\text{s})$

RT5147\_DS-02 July 2025



## Table 35. EXT\_EN1\_I

Address: 0x16 Description: Configure the input signals to trigger EXT_EN1_O.									
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name	EXT_EN1_O_INPU T_SEL		EXT_EN1_O_POK_SEL			EXT_EN1_I_SEL		Reserved	
Read/Write	RW	RW	RW	RW	RW	RW	RW	RO	
Default Value	1	1	0	0	0	0	0	0	

Bits	Name	Description
7:6	EXT_EN1_O_INPUT_SEL	EXT_EN1_O follows below selected signal and issue the high level voltage signal with a delay time.  00b = Rails' POK  01b = EXT_EN1_I  10b = I <sup>2</sup> C Interface. (as general purpose IO)  11b = EXT_EN1_O_TIME_SLOT
5:3	EXT_EN1_POK_SEL	If bits [7:6] = 00b, EXT_EN1_O will go high after the POK signal of the rail below with a delay time.  000b = B1  001b = B2  010b = B3  011b = B4  100b = L1  101b = L2  110b = nRESET  111b = VSYSMON
2:1	EXT_EN1_I_SEL	If bit[7:6] = 01b, EXT_EN1_O will go high after the GPIOx (as EXT_EN1_I) below going high with a delay time.  00b = GPIO5  01b = GPIO6  10b = GPIO7  11b = GPIO8



### Table 36. EXT\_EN2\_I

Address: 0x17 **Description:** Configure the input signals to trigger EXT\_EN2\_O. **Bits** Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 EXT\_EN2\_O\_INPU Name EXT\_EN2\_O\_POK\_SEL EXT\_EN2\_I\_SEL Reserved T\_SEL RW Read/Write RW RW RW RW RW RW RO **Default** 0 0 0 1 1 0 0 0 Value

Bits	Name	Description
7:6	EXT_EN2_O_INPUT_SEL	EXT_EN2_O follows the selected signal below and issue the high level voltage signal with a delay time.  00b = Rails' POK  01b = EXT_EN2_I  10b = I <sup>2</sup> C Interface. (as general purpose IO)  11b = EXT_EN2_O_TIME_SLOT
5:3	EXT_EN2_POK_SEL	If bits [7:6] = 00b, EXT_EN2_O will go high after the POK signal of the rail below with a delay time.  000b = B1  001b = B2  010b = B3  011b = B4  100b = L1  101b = L2  110b = nRESET  111b = VSYSMON
2:1	EXT_EN2_I_SEL	If bit[7:6] = 01b, EXT_EN2_O will go high after the GPIOx (as EXT_EN2_I) below going high with a delay time.  00b = GPIO5  01b = GPIO6  10b = GPIO7  11b = GPIO8



## Table 37. EXT\_ENx\_O\_DELAY

	Address: 0x18  Description: The delay time setting for EXT_EN1_O and EXT_EN2_O.							
Bits	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0						
Name		EXT_EN1_	O_DELAY		EXT_EN2_O_DELAY			
Read/Write	RW	RW RW RW				RW	RW	RW
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description
7:4	EXT_EN1_O_DELAY	If the following signal is Rail's POK or EXT_EN1/2_I, EXT_EN1/2_O will issue from low to high with below delay time.
3:0	EXT_EN2_O_DELAY	Offset = 0ms Step = 0.25ms EXT_EN1_O Delay time = DEC(0x18[7:4]) x 0.25ms EXT_EN2_O Delay time = DEC(0x18[3:0]) x 0.25ms

## Table 38. SST0\_REG

Address: 0x19 Description: F		art time conf	iguration.					
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	B1_SS	T_SEL	B2_SST_SEL		B3_SST_SEL		B4_SST_SEL	
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Default Value	0	1	0	1	0	1	0	1

Bits	Name Description		
7:6	B1_SST_SEL	Soft-start time for B1 00b = 50μs, 01b = 100μs, 10b = 200μs, 11b = 300μs	
5:4	B2_SST_SEL	Soft-start time for B2 00b = 40μs, 01b = 80μs, 10b = 160μs, 11b = 240μs	
3:2	B3_SST_SEL	Soft-start time for B3 00b = 35μs, 01b = 70μs, 10b = 140μs, 11b = 210μs	
1:0	B4_SST_SEL	Soft-start time for B4 00b = $45\mu s$ , $01b = 90\mu s$ , $10b = 180\mu s$ , $11b = 270\mu s$	



# Table 39. SST1\_REG

	Address: 0x1A  Description: Rails' soft-start time configuration.							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	LDO1_S ST_SEL	LDO2_S ST_SEL	Reserved					
Read/Write	RW	RW	RO	RO	RO	RO	RO	RO
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description
7		Soft-start time for LDO1/2 mode
6	LDO2_SST_SEL	0b = 60μs 1b = 120μs

# Table 40. B1\_CFG\_REG

	Address: 0x1B Description: Configure OC level, DVID slew rate, and Fsw of B1.							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	B1_II	MAX	B1_TSTEP		B1_FREQ			Reserved
Read/Write	RW	RW	RW	RW	RW	RW	RW	RO
Default Value	0	1	1	0	1	0	1	0

Bits	Name	Description
7:6	B1_ILMAX	OCL 00b = 4A 01b = 5A (default) 10b = 6A 11b = 7A
5:4	B1_TSTEP	DVID Slew Rate 00b = DVID up:20mV/μs, DVID down:5mV/μs 01b = DVID up:15mV/μs, DVID down:5mV/μs 10b = DVID up:10mV/μs, DVID down:5mV/μs (default) 11b = DVID up:5mV/μs, DVID down:5mV/μs
3:1	B1_FREQ	Fsw 000b to 011b = 1MHz 100b = 1.5MHz 101b = 2MHz (default) 110b = 2.5MHz 111b = 3MHz



# Table 41. B1\_SEL\_REG

	Address: 0x1C Description: B1 VID selection by GPIO2 status (H, Hi-Z, L).								
Bits	\$	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit					Bit 1	Bit 0
Nam	е		B1_SEL Reserved						erved
Read/W	Vrite	RW	RW	RW	RW	RW	RW	RO	RO
	Н	1	0	1	0	0	0	0	0
Default Value	Hi- Z	1	1 0 1 0 0 0						0
	L	1	0	1	0	0	0	0	0

Bits	Name	Description	
7:2	B1_SEL	B1 VOUT supply voltage: 000000b: 1.7V 000001b: 1.72V 000010b: 1.74V 101000b: 2.5V 111100b: 2.9V 111100b ~111111b: 2.9V	

# Table 42. B2\_CFG\_REG

	Address: 0x1D Description: Configure OC level, DVID slew rate, and Fsw of B2.							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	B2_IL	_MAX	B2_TSTEP		B2_FREQ			Reserved
Read/Write	RW	RW	RW	RW	RW	RW	RW	RO
Default Value	0	1	1	0	1	0	1	0

Bits	Name	Description
7:6	B2_ILMAX	OCL 00b = 2A 01b = 3A (default) 10b = 4A 11b = 5A
5:4	B2_TSTEP	DVID Slew Rate 00b = DVID up:20mV/μs, DVID down:5mV/μs 01b = DVID up:15mV/μs, DVID down:5mV/μs 10b = DVID up:10mV/μs, DVID down:5mV/μs (default) 11b = DVID up:5mV/μs, DVID down:5mV/μs
3:1	B2_FREQ	Fsw 000b to 011b = 1MHz 100b = 1.5MHz 101b = 2MHz (default) 110b = 2.5MHz 111b = 3MHz



# Table 43. B2\_SEL\_REG

	Address: 0x1E  Description: B2 VID selection by GPIO2 status (H, Hi-Z, L).								
Bits		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Nam	е	B2_SEL				Reserved			
Read/W	d/Write RW RW RW RW RW			RW	RO				
	Н	0	1	0	1	0	0	1	0
Default Value	Hi-z	0	1	0	1	0	0	1	0
	L	1	0	0	0	1	1	0	0

Bits	Name	Description
7:1	B2_SEL	B2 VOUT supply voltage at sleep mode: 0000000b: 0.5V 0000001b: 0.51V 0000010b: 0.52V 0101001b: 0.91V 1000110b: 1.2V 1010000b: 1.3V 1010000b ~1111111b: 1.3V



#### Table 44. B2\_DVS\_SEL\_REG

Address: 0x1F **Description:** B2 DVID target when PMIC enters sleep mode. **Bits** Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Name B2\_DVS\_SEL Reserved Read/Write RW RW RW RW RW RW RW RO Н 0 1 0 1 0 0 1 0 **Default** Hi-z 0 1 0 1 0 0 1 0 Value L 1 0 0 0 1 1 0 0

Bits	Name	Description
7:1	B2_DVS_SEL	When VIN > 2.6V for the first time and B2_DVS_EN_SLEEP2 = 0b (default), the default value of B2_DVS_SEL is equal to B2_SEL, depending on the status of GPIO2.  When VIN > 2.6V for the first time and B2_DVS_EN_SLEEP2 = 1b, the default value of B2_DVS_SEL is equal to B3_DVS_SEL, depending on the status of GPIO3.  0000000b: 0.5V 0000001b: 0.51V 0000010b: 0.52V 1000110b: 1.2V 1010000b: 1.3V 1010000b ~1111111b: 1.3V



#### Table 45. B3\_CFG\_REG

Address: 0x20 Description: Configure OC level, DVID slew rate, and Fsw of B3. Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 **Bits** Name B3\_ILMAX B3\_TSTEP B3\_FREQ Reserved Read/Write RW RW RW RW RW RW RW RO Default 0 1 1 0 1 0 1 0 Value

Bits	Name	Description
7:6	B3_ILMAX	OCL 00b = 4A 01b = 5A (default) 10b = 6A 11b = 7A
5:4	B3_TSTEP	DVID Slew Rate 00b = DVID up:20mV/μs, DVID down:5mV/μs 01b = DVID up:15mV/μs, DVID down:5mV/μs 10b = DVID up:10mV/μs, DVID down:5mV/μs (default) 11b = DVID up:5mV/μs, DVID down:5mV/μs
3:1	B3_FREQ	Fsw 000b to 011b = 1MHz 100b = 1.5MHz 101b = 2MHz (default) 110b = 2.5MHz 111b = 3MHz

#### Table 46. B3\_SEL\_REG

Address: 0x21 **Description:** B3 VID selection by GPIO3 status (H, Hi-Z, L). **Bits** Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reserve Name B3\_SEL d Read/Write RW RW RW RW RW RW RW RO 0 0 1 1 1 0 0 0 Н Defaul 1 Hi-Z 0 0 1 1 0 0 0 t Value L 0 0 1 1 1 0 0 0

Bits	Name	Description
7:1	B3_SEL	B3 VOUT supply voltage: 0000000b: 0.5V 0000001b: 0.51V 0000010b: 0.52V 0011100b: 0.78V 1010000b: 1.3V 1010000b ~1111111b: 1.3V



# Table 47. B3\_DVS\_SEL\_REG

Address:0x22 Description: B3 DVID target when PMIC enters sleep mode.									
Bits		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Nam	ie	B3_DVS_SEL I				Reserved			
Read/V	Vrite	RW RW RW RW RW RW			RO				
Defeed	Н	0	0	1	1	1	0	0	0
Defaul t Value	Hi-Z	0	0	1	1	1	0	0	0
· value	L	0	0	1	1	1	0	0	0

Bits	Name	Description
		When VIN > 2.6V for the first time and B3_DVS_EN_SLEEP2 = 0b (default), the default value of B3_DVS_SEL is equal to B3_SEL, depending on the status of GPIO3.When VIN > 2.6V for the first time and B3_DVS_EN_SLEEP2 = 1b, the default value of B3_DVS_SEL is reloaded from the corresponding eFuse memory, depending on the status of GPIO3.
7:1	B3_DVS_SEL	0000000b: 0.5V 0000001b: 0.51V 0000010b: 0.52V  0011100b: 0.78V  1010000b: 1.3V 1010000b ~1111111b: 1.3V

Value



#### Table 48. B4\_CFG\_REG

Address: 0x23 **Description:** Configure OC level, DVID slew rate, and Fsw of B4. **Bits** Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Name B4\_ILMAX B4\_TSTEP B4\_FREQ Reserved Read/Write RW RW RW RW RW RW RW RO **Default** 1 0 0 0 1 0 1 1

Bits	Name	Description
7:6	B4_ILMAX	OCL for B4_BUCK Mode 00b = 2A 01b = 3A (default) 10b = 4A 11b = 5A OCL for B4_LDO Mode 00b = 400mA 01b = 500mA (default) 10b = Reserved 11b = Reserved
5:4	B4_TSTEP	DVID Slew Rate 00b = DVID up:20mV/μs, DVID down:5mV/μs 01b = DVID up:15mV/μs, DVID down:5mV/μs 10b = DVID up:10mV/μs, DVID down:5mV/μs (default) 11b = DVID up:5mV/μs, DVID down:5mV/μs
3:1	B4_FREQ	Fsw 000b to 011b = 1MHz 100b = 1.5MHz 101b = 2MHz (default) 110b = 2.5MHz 111b = 3MHz



## Table 49. B4\_SEL\_REG

	Address: 0x24 Description: B4 VID selection by GPIO4 status (H, Hi-Z, L).								
Bits		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Nam	Name B4_SEL				Reserved				
Read/Write RW RW RW RW			RW	RW	RO				
	Н	0	0	1	0	1	0	0	0
Default Value	Hi-Z	0	0	1	1	1	1	0	0
	L	0	0	1	1	1	1	0	0

Bits	Name	Description
7:1	B4_SEL	B4 VOUT supply voltage: 0000000b: 0.9V 0000001b: 0.91V 0000010b: 0.92V 0010100b: 1.1V 1101110b: 1.2V 11011110b: 2.0V 11011110b ~1111111b: 2.0V

# Table 50. LDO1\_SEL\_REG

	Address: 0x25 Description: LDO1 VID selection by GPIO4 status (H, Hi-Z, L).								
Bits		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Nam	ie		LDO1_SEL Reserved					erved	
Read/V	Vrite	RW	RW	RW	RW	RW	RW	RO	RO
	Н	0	1	0	0	0	0	0	0
Defaul t Value	Hi-Z	0	1	0	0	0	0	0	0
	L	0	1	1	1	1	0	0	0

Bits	Name	Description
7:2	LDO1_SEL	LDO1 VOUT supply voltage: 000000b: 1.0V 000001b: 1.05V 010000b: 1.8V 011110b: 2.5V 100010b:2.7V 100010b ~111111b: 2.7V



# Table 51. LDO2\_SEL\_REG

Address: 0x26 Description: LDO2 VID selection by GPIO6 status (H, L).									
Bits		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	)	LDO2_SEL Reserve						erved	
Read/W	Read/Write		RW	RW	RW	RW	RW	RO	RO
Defaul	Н	0	1	0	0	0	0	0	0
t Value	L	0	1	0	0	0	0	0	0

Bits	Name	Description
7:2	LDO2_SEL	GPIO6 = H, LDO2 VOUT supply voltage: 000000b: 1.0V 000001b: 1.05V 000010b: 1.10V 010000b: 1.8V 100010b:2.7V 100010b ~111111b: 2.7V GPIO6 = L LDO2 will be configured as load switch.

## Table 52. DCDCCTRL0\_REG

Address: 0x27 Description: Rails' enable signal control.								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	B1_EN	B2_EN	B3_EN	B4_EN	LDO1_EN	LDO2_EN	Res	erved
Read/Write	RW	RW	RW	RW	RW	RW	RO	RO
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description
7	B1_EN	- 0b = Low level ENABLE signal
6	B2_EN	1b = High level ENABLE signal
5	B3_EN	For nRESET = 0, if the "Time_Slot_X" function of the correspond
4	B4_EN	regulator did not set to "Disable", the regulator's ENABLE signal will be high and the regulator will follow its time slot setting to power up.
3	LDO1_EN	For nRESET = 1, if set ENABLE from low level to high level manually,
2	LDO1_EN	the regulator will ramp up immediately.



## Table 53. SLEEP\_DVS\_REG

Address: 0x28  Description: Buck2, Buck3 DVS_EN signal control for SLEEP1 and SLEEP2.								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	B2_SLEEP1 _DVS_EN	B3_SLEEP1 _DVS_EN	B2_SLEEP2 _DVS_EN	B3_SLEEP2 _DVS_EN	Reserved			
Read/Write	RW	RW	RW	RW	RO	RO	RO	RO
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description
7	B2_SLEEP1_DVS_EN	0b: When PMIC enters sleep mode via SLEEP1 signal, B2 VOUT follows B2_SEL target. 1b: When PMIC enters sleep mode via SLEEP1 signal, B2 VOUT follows B2_DVS_SEL target.
6	B3_SLEEP1_DVS_EN	0b: When PMIC enters sleep mode via SLEEP1 signal, B3 VOUT follows B3_SEL target. 1b: When PMIC enters sleep mode via SLEEP1 signal, B3 VOUT follows B3_DVS_SEL target.
5	B2_SLEEP2_DVS_EN	0b: When PMIC enters sleep mode via SLEEP2 signal, B2 VOUT follows B2_SEL target. 1b: When PMIC enters sleep mode via SLEEP2 signal, B2 VOUT follows B2_DVS_SEL target.
4	B3_SLEEP2_DVS_EN	0b: When PMIC enters sleep mode via SLEEP2 signal, B3 VOUT follows B3_SEL_REG target. 1b: When PMIC enters sleep mode via SLEEP2 signal, B2 VOUT follows B3_DVS_SEL target.

Note 13. If the PMIC enters sleep mode with both SLEEP1 and SLEEP2 set to 0 (active low), the PMIC will listen to the B2\_SLEEP2\_DVS\_EN and B3\_SLEEP2\_DVS\_EN signals.



#### Table 54. SLEEP1\_REG

Address: 0x29

Description: Configure the rail to be off or enter low power mode (LPM) in SLEEP1 mode.

Descript	besoftplion. Configure the fall to be on or effect low power mode (Er W) in GEEET 1 mode.								
Bits	S	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Nam	ie	B1_ALI VE_SL EEP1	B2_ALI VE_SL EEP1	B3_ALI VE_SL EEP1	B4_ALI VE_SL EEP1	LDO1_ ALIVE_ SLEEP 1	LDO2_ ALIVE_ SLEEP 1	Reserv ed	SLEEP 1_ENA BLE
Read/V	Vrite	RW	RW	RW	RW	RW	RW	RO	RW
	Н	1	1	1	1	1	1	0	0
Defaul t Value	Hi-Z	1	1	1	1	1	1	0	0
	L	1	1	1	1	1	1	0	0

Bits	Name	Description
7	B1_ALIVE_SLEEP1	0b = When PMIC is at sleep mode via SLEEP1 signal, B1 turns off. 1b = When PMIC is at sleep mode via SLEEP1 signal, B1 remains active and enters LPM.
6	B2_ALIVE_SLEEP1	0b = When PMIC is at sleep mode via SLEEP1 signal, B2 turns off. 1b = When PMIC is at sleep mode via SLEEP1 signal, B2 remains active and enters LPM.
5	B3_ALIVE_SLEEP1	0b = When PMIC is at sleep mode via SLEEP1 signal, B3 turns off. 1b = When PMIC is at sleep mode via SLEEP1 signal, B3 remains active and enters LPM.
4	B4_ALIVE_SLEEP1	0b = When PMIC is at sleep mode via SLEEP1 signal, B4 turns off. 1b = When PMIC is at sleep mode via SLEEP1 signal, B4 remains active and enters LPM.
3	LDO1_ALIVE_SLE EP1	0b = When PMIC is at sleep mode via SLEEP1 signal, L1 turns off. 1b = When PMIC is at sleep mode via SLEEP1 signal, L1 remains active and enters LPM.
2	LDO2_ALIVE_SLE EP1	0b = When PMIC is at sleep mode via SLEEP1 signal, L2 turns off. 1b = When PMIC is at sleep mode via SLEEP1 signal, L2 remains active and enters LPM.
1	Reserved	Reserved bit.
0	SLEEP1_ENABLE	Support the I <sup>2</sup> C commands to let PMIC enter sleep mode.  0b = PMIC is in normal mode, if SLEEP2_ENABLE is also 0b.  1b = PMIC is in sleep mode  Via SLEEP1 signal, if SLEEP2_ENABLE keeps 0b all rails follow the settings in this register function to ramp down or to enter LPM.  If both SLEEP1_ENABLE = 1b and SLEEP2_ENABLE2 = 1b, the priority of the rail's OFF STATE in the SLEEP1_REG or SLEEP2_REG is higher than the rail's LPM STATE. The rail will only keep alive and enter LPM with both alive settings in the SLEEP1_REG and SLEEP2_REG.



#### Table 55. SLEEP2\_REG

Address: 0x2A **Description:** Configure the rail to be off or enter low power mode (LPM) in SLEEP2 (PS4) mode.

boothplan compare the fall to be on or chief low power mode (Er M) in celebrate 2 (1 or) mode.									
Bits	S	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Nam	ie	B1_ALI VE_SL EEP2	B2_ALI VE_SL EEP2	B3_ALI VE_SL EEP2	B4_ALI VE_SL EEP2	LDO1_ ALIVE_ SLEEP 2	LDO2_ ALIVE_ SLEEP 2	Reserve d	SLEEP2 _ENABL E
Read/V	Vrite	RW	RW	RW	RW	RW	RW	RO	RW
	Н	1	1	1	1	1	1	0	0
Defaul t Value	Hi-Z	1	1	1	1	1	1	0	0
	L	1	1	1	1	1	1	0	0

Bits	Name	Description
7	B1_ALIVE_SLEEP2	0b = When PMIC is at sleep mode via SLEEP2 signal, B1 turns off. 1b = When PMIC is at sleep mode via SLEEP2 signal, B1 remains active and enters LPM.
6	B2_ALIVE_SLEEP2	0b = When PMIC is at sleep mode via SLEEP2 signal, B2 turns off. 1b = When PMIC is at sleep mode via SLEEP2 signal, B2 remains active and enters LPM.
5	B3_ALIVE_SLEEP2	0b = When PMIC is at sleep mode via SLEEP2 signal, B3 turns off. 1b = When PMIC is at sleep mode via SLEEP2 signal, B3 remains active and enters LPM.
4	B4_ALIVE_SLEEP2	0b = When PMIC is at sleep mode via SLEEP2 signal, B4 turns off. 1b = When PMIC is at sleep mode via SLEEP2 signal, B4 remains active and enters LPM.
3	LDO1_ALIVE_SLEEP2	0b = When PMIC is at sleep mode via SLEEP2 signal, L1 turns off. 1b = When PMIC is at sleep mode via SLEEP2 signal, L1 remains active and enters LPM.
2	LDO2_ALIVE_SLEEP2	0b = When PMIC is at sleep mode via SLEEP2 signal, L2 turns off. 1b = When PMIC is at sleep mode via SLEEP2 signal, L2 remains active and enters LPM.
1	Reserved	Reserved bit.
0	SLEEP2_ENABLE	Support the I <sup>2</sup> C commands to let PMIC enter sleep mode.  0b = PMIC is in normal mode, if SLEEP1_ENABLE is also 0b.  1b = PMIC is in sleep mode  Via SLEEP2 signal, if SLEEP1_ENABLE keeps 0b, all rails follow the settings in this register function to ramp down or to enter LPM.  If both SLEEP1_ENABLE = 1b and SLEEP2_ENABLE2 = 1b, the priority of the rail's OFF STATE in the SLEEP1_REG or SLEEP2_REG is higher than the rail's LPM STATE. The rail will only keep alive and enter LPM with both alive settings in the SLEEP1_REG and SLEEP2_REG.



## Table 56. DCDCCTRL1\_REG

Address: 0x2B Description: Configure the rail to enter Forced PWM Mode (FPWM) at normal operation. **Bits** Bit 7 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Bit 6 Bit 5 B2 FPWM B3 FPWM B4 FPWM Name **B1 FPWM** Reserved Read/Write RW RW RW RW RO RO RO RO Default 0 0 0 0 0 0 0 0 Value

Bits	Name	Description
7	B1_FPWM	0b = PSKIP mode 1b = Forced PWM mode
6	B2_FPWM	0b = PSKIP mode 1b = Forced PWM mode
5	B3_FPWM	0b = PSKIP mode 1b = Forced PWM mode
4	B4_FPWM	0b = PSKIP mode 1b = Forced PWM mode

#### Table 57. DISCHARGE0\_REG

Address: 0x2C **Description:** Enable or disable the rail's output discharged path. Bit Bit 7 Bit 6 Bit 5 Bit 4 Bit 2 Bit 0 **Bits** Bit 3 1 B2 DISC B3 DISC B4\_DISC L1\_DISC L2 DISC **B1 DISC** Name Reserved H EN H\_EN H EN H EN H EN H\_EN Read/Write RW RW RW RW RW RW RO RO Default 1 1 1 1 1 1 0 0 Value

Bits	Name	Description		
7	B1_DISCH_EN			
6	B2_DISCH_EN	0b = Disable discharged resistor path		
5	B3_DISCH_EN	1b = Enable discharged resistor path		
4	B4_DISCH_EN	The discharged resistor path will be connected from VOUT to ground with the rail's ENABLE = low level, if the setting of the rail's discharged		
3	LDO1_DISCH_EN	resistor path enable signal is 1b.		
2	LDO2_DISCH_EN			

RT5147\_DS-02 July 2025



## Table 58. DISCHARGE1\_REG

Address: 0x20 Description: E		able the rail'	s output disc	charge path				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	B1_DIS0	CH_SEL	B2_DIS	CH_SEL	B3_DIS0	CH_SEL	B4_DIS0	CH_SEL
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Default Value	0	0	0	1	0	1	0	1

Bits	Name	Description
7:6	B1_DISCH_SEL	B1 output discharge resistor path selection 00b: $4.4\Omega$ , 01b: $9.4\Omega$ , 10b: $18.8\Omega$ , 11b: $37.6\Omega$
5:4	B2_DISCH_SEL	B2 output discharge resistor path selection 00b: $9.4\Omega$ , 01b: $9.4\Omega$ , 10b: $18.8\Omega$ , 11b: $18.8\Omega$
3:2	B3_DISCH_SEL	B3 output discharge resistor path selection 00b: $9.4\Omega$ , 01b: $9.4\Omega$ , 10b: $18.8\Omega$ , 11b: $18.8\Omega$
1:0	B4_DISCH_SEL	B4 output discharge resistor path selection 00b: $4.4\Omega$ , 01b: $9.4\Omega$ , 10b: $18.8\Omega$ , 11b: $19.4\Omega$

# Table 59. DISCHARGE2\_REG

Address: 0x2E Description: E		able the rail	s output dis	charge path				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	LDO1_DISCH_SEL LDO2_DISCH_SEL Reserved							
Read/Write	RW	RW	RW	RW	RO	RO	RO	RO
Default Value	1	1	0	1	0	0	0	0

Bits	Name	Description
7:6	LDO1_DISCH_SEL	LDO1 output discharge resistor path selection 00b: $20\Omega$ , 01b: $20\Omega$ , 10b: $40\Omega$ , 11b: $80\Omega$
5:4	LDO2_DISCH_SEL	LDO2 output discharge resistor path selection 00b: $20\Omega$ , 01b: $20\Omega$ , 10b: $40\Omega$ , 11b: $80\Omega$



#### Table 60. DCDCCTRL2\_REG

Address: 0x2F

Description: Configure the rail to enter Normal Power mode or LPM mode during normal operation. All regulators will be forced to enter LPM when PMIC is in sleep mode.

•								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	B1_LPM	B2_LPM	B3_LPM	B4_LPM	LDO1_ LPM	LDO2_ LPM	Res	erved
Read/Write	RW	RW	RW	RW	RW	RW	RO	RO
Default Value	0	0	0	0	0	0	0	0

Bits	Name	Description
7	B1_LPM	0b = Normal Power mode 1b = Low Power Mode (LPM mode)
6	B2_LPM	0b = Normal Power mode 1b = LPM mode
5	B3_LPM	0b = Normal Power mode 1b = LPM mode
4	B4_LPM	0b = Normal Power mode 1b = LPM mode
3	LDO1_LPM	0b = Normal Power mode 1b = LPM mode
2	LDO2_LPM	0b = Normal Power mode 1b = LPM mode



#### Table 61. B1\_TIME0\_REG

Address: 0x30 **Description:** Configure the turn-on delay time and sleep-off delay time of B1 rail. Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Name Reserved B1\_ON\_DLY B1\_SLEEP\_OFF\_DLY Read/Write RO RO RW RW RW RW RW RW **Default** 0 0 0 0 0 0 0 0 Value

Bits	Name	Description
5:3	B1_ON_DLY	B1 turn-on delay time.  000b = 0ms  001b = 0.25ms  010b = 0.50ms  011b = 0.75ms  100b = 1.0ms  101b = 2.0ms  111b = 8.0ms  111b = 8.0ms  B1 will turn on with the setting delay time when PMIC is in the power-up sequence and wake-up sequence.
2:0	B1_SLEEP_OFF_DLY	B1 turn-off delay time.  000b = 0ms  001b = 0.25ms  010b = 0.50ms  011b = 0.75ms  100b = 1.0ms  101b = 2.0ms  110b = 4.0ms  111b = 8.0ms  B1 will turn off with the setting delay time when PMIC is in the sleep-off sequence.



#### Table 62. B1\_TIME1\_REG

Address: 0x31 Description: Configure the wake-up delay time and the time slot of B1 rail. **Bits** Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 B1\_TIME\_SLOT Name B1\_WAKEUP\_DELAY Read/Write RW RW RW RW RW RW RW RW **Default** 0 0 0 1 0 0 1 1 Value

Bits	Name	Description
7:5	B1_WAKEUP_DELAY	B1 wake-up delay time.  000b = 0ms  001b = 0.25ms  010b = 0.50ms  011b = 0.75ms  100b = 1.0ms  101b = 2.0ms  111b = 8ms  B1 will turn on with the wake-up delay time when PMIC wakes up from the sleep mode.
4:0	B1_TIME_SLOT	B1 time slot setting for power-up. $0x00 = \text{disabled}$ $0x01 = \text{Time Slot1 } (0\mu\text{s})$ $0x02 = \text{Time Slot2 } (250\mu\text{s})$ $0x03 = \text{Time Slot3 } (500\mu\text{s})$ $0x1E = \text{Time Slot30 } (7250\mu\text{s})$ $0x1F = \text{Time Slot31 } (7500\mu\text{s})$



#### Table 63. B2\_TIME0\_REG

Address: 0x32 **Description:** Configure the turn-on delay time and sleep-off delay time of B2 rail. Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Name Reserved B2\_ON\_DLY B2\_SLEEP\_OFF\_DLY Read/Write RO RO RW RW RW RW RW RW **Default** 0 0 0 0 0 0 0 0 Value

Bits	Name	Description
5:3	B2_ON_DLY	B2 turn-on delay time.  000b = 0ms  001b = 0.25ms  010b = 0.50ms  011b = 0.75ms  100b = 1.0ms  101b = 2.0ms  110b = 4.0ms  111b = 8.0ms  B2 will turn on with the setting delay time when PMIC is in the power-up sequence and wake-up sequence.
2:0	B2_SLEEP_OFF_DLY	B2 turn-off delay time.  000b = 0ms  001b = 0.25ms  010b = 0.50ms  011b = 0.75ms  100b = 1.0ms  101b = 2.0ms  110b = 4.0ms  111b = 8.0ms  B2 will turn off with the setting delay time when PMIC is in the sleep-off sequence.



#### Table 64. B2\_TIME1\_REG

Address: 0x33 **Description:** Configure the wake-up delay time and the time slot of B2 rail. **Bits** Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 B2\_WAKEUP\_DELAY B2\_TIME\_SLOT Name Read/Write RW RW RW RW RW RW RW RW **Default** 0 0 0 0 0 0 1 0 Value

Bits	Name	Description
7:5	B2_WAKEUP_DELAY	B2 wake-up delay time.  000b = 0ms  001b = 0.25ms  010b = 0.50ms  011b = 0.75ms  100b = 1.0ms  101b = 2.0ms  110b = 4.0ms  111b = 8ms  B2 will turn on with the wake-up delay time when PMIC wakes up from the sleep mode.
4:0	B2_TIME_SLOT	B2 time slot setting for power-up. $0x00 = \text{disabled}$ $0x01 = \text{Time Slot1} (0\mu\text{s})$ $0x02 = \text{Time Slot2} (250\mu\text{s})$ $0x03 = \text{Time Slot3} (500\mu\text{s})$ $0x1E = \text{Time Slot30} (7250\mu\text{s})$ $0x1F = \text{Time Slot31} (7500\mu\text{s})$



#### Table 65. B3\_TIME0\_REG

Address: 0x34 **Description:** Configure the turn-on delay time and sleep-off delay time of B3 rail. Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Name Reserved B3\_ON\_DLY B3\_SLEEP\_OFF\_DLY Read/Write RO RO RW RW RW RW RW RW **Default** 0 0 0 0 0 0 0 0 Value

Bits	Name	Description
5:3	B3_ON_DLY	B3 turns on delay time.  000b = 0ms  001b = 0.25ms  010b = 0.50ms  011b = 0.75ms  100b = 1.0ms  101b = 2.0ms  110b = 4.0ms  111b = 8.0ms  B3 will turn on with the setting delay time when PMIC is in the power-up sequence and wake-up sequence.
2:0	B3_SLEEP_OFF_DLY	B3 turns off delay time.  000b = 0ms  001b = 0.25ms  010b = 0.50ms  011b = 0.75ms  100b = 1.0ms  101b = 2.0ms  110b = 4.0ms  111b = 8.0ms  B3 will turn off with the setting delay time when PMIC is in the sleep-off sequence.



#### Table 66. B3\_TIME1\_REG

Address: 0x35 Description: Configure the wake-up delay time and the time slot of B3 rail. **Bits** Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 B3\_WAKEUP\_DELAY B3\_TIME\_SLOT Name Read/Write RW RW RW RW RW RW RW RW **Default** 0 0 0 0 0 1 0 0 Value

Bits	Name	Description
7:5	B3_WAKEUP_DELAY	B3 wake-up delay time.  000b = 0ms  001b = 0.25ms  010b = 0.50ms  011b = 0.75ms  100b = 1.0ms  101b = 2.0ms  110b = 4.0ms  111b = 8ms  B3 will turn on with the wake-up delay time when PMIC wakes up from the sleep mode.
4:0	B3_TIME_SLOT	B3 time slot setting for power-up. $0x00 = \text{disabled}$ $0x01 = \text{Time Slot1} (0\mu\text{s})$ $0x02 = \text{Time Slot2} (250\mu\text{s})$ $0x03 = \text{Time Slot3} (500\mu\text{s})$ $0x1E = \text{Time Slot30} (7250\mu\text{s})$ $0x1F = \text{Time Slot31} (7500\mu\text{s})$



#### Table 67. B4\_TIME0\_REG

Address: 0x36 **Description:** Configure the turn-on delay time and sleep-off delay time of B4 rail. **Bits** Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Name Reserved B4\_ON\_DLY B4\_SLEEP\_OFF\_DLY Read/Write RO RO RW RW RW RW RW RW **Default** 0 0 0 0 0 0 0 0 Value

Bits	Name	Description
5:3	B4_ON_DLY	B4 turn-on delay time.  000b = 0ms  001b = 0.25ms  010b = 0.50ms  011b = 0.75ms  100b = 1.0ms  101b = 2.0ms  110b = 4.0ms  111b = 8.0ms  B4 will turn on with the setting delay time when PMIC is in the power-up sequence and wake-up sequence.
2:0	B4_SLEEP_OFF_DLY	B4 turn-off delay time.  000b = 0ms  001b = 0.25ms  010b = 0.50ms  011b = 0.75ms  100b = 1.0ms  101b = 2.0ms  110b = 4.0ms  111b = 8.0ms  B4 will turn off with the setting delay time when PMIC is in the sleep-off sequence.



## Table 68. B4\_TIME\_REG1

	Address: 0x37  Description: Configure the wake-up delay time and the time slot of B4 rail.							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	B4_WAKEUP_DELAY		B4_TIME_SLOT					
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Default Value	0	1	1	0	0	0	0	1

Bits	Name	Description
7:5	B4_WAKEUP_DELAY	B4 wake-up delay time.  000b = 0ms  001b = 0.25ms  010b = 0.50ms  011b = 0.75ms  100b = 1.0ms  101b = 2.0ms  110b = 4.0ms  111b = 8ms  B4 will turn on with the wake-up delay time when PMIC wakes up from the sleep mode.
4:0	B4_TIME_SLOT	B4 time slot setting for power-up. $0x00 = \text{disabled}$ $0x01 = \text{Time Slot1} (0\mu\text{s})$ $0x02 = \text{Time Slot2} (250\mu\text{s})$ $0x03 = \text{Time Slot3} (500\mu\text{s})$ $0x1E = \text{Time Slot30} (7250\mu\text{s})$ $0x1F = \text{Time Slot31} (7500\mu\text{s})$

#### Table 69. MANUFACTURE\_ID\_REG

Address: 0x38 Description: S		nufacturer I	D.					
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	MANUFACTURER_ID			EFUSE_VERSION_NUM				
Read/Write	RO	RO	RO	RO	RO	RO	RO	RO
Default Value	0	0	1	0	0	0	0	1

Bits	Name	Description
7:4	MANUFACTURER_ID	Manufacturer ID number = 0x02 (Fixed Code).
3:0	EFUSE_VERSION_NUM	EFUSE revision number. [3:0] = EFUSE code version number (EFUSE number)



## Table 70. LDO1\_TIME0\_REG

Address: 0x39 **Description:** Configure the turn-on delay time and sleep-off delay time of LDO1 rail. Bits Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Name Reserved LDO1\_ON\_DLY LDO1\_SLEEP\_OFF\_DLY Read/Write RO RO RW RW RW RW RW RW **Default** 0 0 0 0 0 0 0 0 Value

Bits	Name	Description
5:3	LDO1_ON_DLY	LDO1 turn-on delay time.  000b = 0ms  001b = 0.25ms  010b = 0.50ms  011b = 0.75ms  100b = 1.0ms  101b = 2.0ms  111b = 8.0ms  LDO1 will turn on with the setting delay time when PMIC is in the power-up sequence and wake-up sequence.
2:0	LDO1_SLEEP_OFF_DLY	LDO1 turn-off delay time.  000b = 0ms  001b = 0.25ms  010b = 0.50ms  011b = 0.75ms  100b = 1.0ms  101b = 2.0ms  111b = 8.0ms  111b = 8.0ms  LDO1 will turn off with the setting delay time when PMIC is in the sleep-off sequence.



#### Table 71. LDO1\_TIME1\_REG

Address: 0x3A **Description:** Configure the wake-up delay time and the time slot of LDO1 rail. **Bits** Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 LDO1\_WAKEUP\_DELAY Name LDO1\_TIME\_SLOT Read/Write RW RW RW RW RW RW RW RW **Default** 0 0 0 0 1 0 0 0 Value

Bits	Name	Description
7:5	LDO1_WAKEUP_DELAY	LDO1 wake-up delay time.  000b = 0ms  001b = 0.25ms  010b = 0.50ms  011b = 0.75ms  100b = 1.0ms  101b = 2.0ms  110b = 4.0ms  111b = 8ms  LDO1 will turn on with the wake-up delay time when PMIC wakes up from the sleep mode.
4:0	LDO1_TIME_SLOT	LDO1 time slot setting for power-up. 0x00 = disabled $0x01 = \text{Time Slot1 } (0\mu\text{s})$ $0x02 = \text{Time Slot2 } (250\mu\text{s})$ $0x03 = \text{Time Slot3 } (500\mu\text{s})$  $0x1E = \text{Time Slot30 } (7250\mu\text{s})$ $0x1F = \text{Time Slot31 } (7500\mu\text{s})$



#### Table 72. LDO2\_TIME0\_REG

Address: 0x3B **Description:** Configure the turn-on delay time and sleep-off delay time of LDO2 rail. Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 LDO2\_ON\_DLY Name Reserved LDO2\_SLEEP\_OFF\_DLY Read/Write RO RO RW RW RW RW RW RW **Default** 0 0 0 0 0 0 0 0 Value

Bits	Name	Description
5:3	LDO2_ON_DLY	LDO2 turn-on delay time.  000b = 0ms  001b = 0.25ms  010b = 0.50ms  011b = 0.75ms  100b = 1.0ms  101b = 2.0ms  111b = 8.0ms  LDO2 will turn on with the setting delay time when PMIC is in the power-up sequence and wake-up sequence.
2:0	LDO2_SLEEP_OFF_DLY	LDO2 turn-off delay time.  000b = 0ms  001b = 0.25ms  010b = 0.50ms  011b = 0.75ms  100b = 1.0ms  101b = 2.0ms  111b = 8.0ms  LDO2 will turn off with the setting delay time when PMIC is in the sleep-off sequence.



#### Table 73. LDO2\_TIME1\_REG

Address: 0x3C Description: Configure the wake-up delay time and the time slot of LDO2 rail. **Bits** Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 LDO2\_WAKEUP\_DELAY Name LDO2\_TIME\_SLOT Read/Write RW RW RW RW RW RW RW RW **Default** 0 0 0 1 0 0 0 0 Value

Bits	Name	Description
7:5	LDO2_WAKEUP_DELAY	LDO2 wake-up delay time.  000b = 0ms  001b = 0.25ms  010b = 0.50ms  011b = 0.75ms  100b = 1.0ms  101b = 2.0ms  110b = 4.0ms  111b = 8ms  LDO2 will turn on with the wake-up delay time when PMIC wakes up from the sleep mode.
4:0	LDO2_TIME_SLOT	LDO2 time slot setting for power-up. 0x00 = disabled $0x01$ = Time Slot1 ( $0\mu$ s) $0x02$ = Time Slot2 ( $250\mu$ s) $0x03$ = Time Slot3 ( $500\mu$ s)  $0x1E$ = Time Slot30 ( $7250\mu$ s) $0x1F$ = Time Slot31 ( $7500\mu$ s)



## Table 74. PWRDIS\_REG

	Address: 0x3D  Description: Configure the delay time of the PWRDIS signal.							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		Reserved				PWRDIS_DELAY_TIME		
Read/Write	RO	RO	RO	RO	RO	RW	RW	RW
Default Value	0	0	0	0	0	1	1	1

Bits	Name	Description
2:0	PWRDIS_DELAY_TIME	PMIC will enter power-off sequence with the delay time after the low-level detected PWRDIS signal.  000b = 0ms  001b = 0.5ms  010b = 1.0ms  011b = 2.0ms  100b = 4.0ms  101b = 8.0ms  110b = 16ms  111b = disable PWRDIS function

## Table 75. PRODUCT\_ID\_REG

	Address: 0x3E  Description: Show the PRODUCT_ID.							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		PRODUCT_ID						
Read/Write	RO	RO	RO	RO	RO	RO	RO	RO
Default Value	0	1	0	0	0	1	1	1

Bits	Name	Description
7:0	PRODUCT_ID	Product ID number.



#### Table 76. REVISION\_NUMBER\_REG

	Address: 0x3F Description: Show the REVISION_NUMBER.										
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name		ALL LAYER	R NUMBER		METAL NUMBER						
Read/Write	RO	RO	RO	RO	RO	RO	RO	RO			
Default Value	1	0	1	0	0	0	0	1			

Bits	Name	Description
7:4	ALL LAYER NUMBER	Record the all layer change times.  0xA = 1 time  0xB = 2 times  0xC = 3 times  0xF = 6 times  After 7 times, it will reset back to 0xA.
3:0	METAL NUMBER	Record the metal change times for all layer change.  0x1 = 1 time  0x2 = 2 times  0x3 = 3 times   0xF = 15 times  After 16 times, it will reset back to 0x0.

#### Table 77. TOP\_CTRL\_REG

Address: 0x40 Description: TOP circuit: PUSHPULL\_EN, SYSMON\_EN, SYSWARN\_EN and VOUTLOW\_MASK setting. (Read/write available only when the PMIC enters hidden mode) Bits Bit 7 Bit 2 Bit 6 Bit 5 Bit 4 Bit 3 Bit 1 Bit 0 **VOUTLO** Name Reversed Reserved W\_MASK Read/Write RO RO RO RO RO RO RO RO **Default** 0 1 1 1 --Value

Bits	Name	Description
4	VOUTLOW_MASK	0b = Disable 1b = Enable It will not check low VOUT, if VOUTLOW_MASK = 1b.

RT5147\_DS-02 July 2025



#### Table 78. B3\_REAL\_VID\_REG

Address: 0x41

**Description:** This register will show Buck3 real VID selection, which is used to define Buck3 VOUT = B3\_SEL


or B3 DVS SEL.

0: 20_2:0_02											
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name	B3_REAL_VID Re										
Read/Write	RO	RO	RO	RO	RO	RO	RO	RO			
Default Value		-									

Bits	Name	Description	
7:1	B3_REAL_VID	Read back to confirm B3 VID value:  0000000b = 0.5V  0000001b = 0.51V  0000010b = 0.52V  0000011b = 0.53V   1001111b = 1.29V  1010001b ~ 1111111b = 1.30V	



# 18 Outline Dimension




Symbol	Dimensions I	n Millimeters	Dimensions In Inches			
Symbol	Min	Max	Min	Max		
Α	0.500	0.600	0.020	0.024		
A1	0.170	0.230	0.007	0.009		
b	0.240	0.300	0.009	0.012		
D	2.660	2.740	0.105	0.108		
D1	2.0	000	0.079			
E	2.620	2.700	0.103	0.106		
E1	2.0	000	0.079			
е	0.4	100	0.016			
ccc	0.0	)20	0.001			

36B WL-CSP 2.66x2.70 Package (BSC)



# 19 Footprint Information




Dookogo	Number	Typo	Footpri	n (mm)	Tolerance		
Package	of Pin	Type	e	Α	В	Tolerance	
\\\  \CCD2 \CCv2 \70 \20(\DCC)	36	NSMD	0.400	0.240	0.340	.0.025	
WL-CSP2.66x2.70-36(BSC)	30	SMD	0.400	0.270	0.240	±0.025	




# 20 Packing Information

#### 20.1 Tape and Reel Data



Р	D	Tape Size	Pocket Pitch	Reel Size (A)		Units	Trailer	Leader	Reel Width (W2)	
	Package Type	(W1) (mm)	(P) (mm)	(mm)	(in)	per Reel	(mm)	(mm)	Min/Max (mm)	
	WL-CSP 2.66x2.70	8	4	180	7	3,000	160	600	8.4/9.9	



- C, D, and K are determined by component size.

  The clearance between the components and the cavity is as follows:
- For 8mm carrier tape: 0.5mm max.

Tana Cina	W1	F	)	E	3	F		Q	ŊĴ	ŀ	<	Н
Tape Size	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Max
8mm	8.3mm	3.9mm	4.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	0.7mm	0.8mm	0.6mm



# 20.2 Tape and Reel Packing

Step	Photo/Description	Step	Photo/Description
1		4	
	Reel 7"		12 inner boxes per outer box
2		5	SOTTE STATE OF THE
	Packing by Anti-Static Bag		Outer box Carton A
3	ROUTEX I WAS THE REAL PROPERTY OF THE PARTY	6	
	3 reels per inner box <b>Box A</b>		

Container	Re	eel		Box		Carton			
Package	Size	Units	Item	Reels	Units	Item	Boxes	Unit	
WL-CSP		7" 2.000	Box A	3	9,000	Carton A 12 108,00		108,000	
2.66x2.70	<i>(</i> "	3,000	Box E	1	3,000	For Combined or Partial Reel.		l Reel.	



#### **Packing Material Anti-ESD Property**

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
$\Omega$ /cm $^2$	10 <sup>4</sup> to 10 <sup>11</sup>	10⁴ to 10¹¹				

## **Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2025 Richtek Technology Corporation. All rights reserved.



21 Datasheet Revision History

Version	Date	Description		
00	2024/8/8	First Edition		
01	2025/2/21	Ordering Information Operation Application Information Functional Register Description Packing Information		
02	2025/7/31	Electrical Characteristics Functional Register Description		