

# 2.4MHz 2A Step-Down Converter with I<sup>2</sup>C Interface

## **General Description**

The RT5742 is a step-down switching voltage regulator that delivers a digitally programmable output from an input voltage supply of 2.5V to 5.5V. The output voltage is programmed through an I<sup>2</sup>C interface capable of operating up to 3.4MHz.

Using a proprietary architecture with synchronous rectification, the RT5742 is capable of delivering 2A continuously at over 80% efficiency, maintaining that efficiency at load currents as low as 10mA. The regulator operates at a nominal fixed frequency of 2.4MHz, which reduces the value of the external components. Additional output capacitance can be added to improve regulation during load transients without affecting stability.

At moderate and light loads, Pulse Frequency Modulation (PFM) is used to operate in Power-Save Mode with a typical quiescent current of  $50\mu A$  at room temperature. Even with such a low quiescent current, the part exhibits excellent transient response during large load swings. At higher loads, the system automatically switches to fixed frequency control, operating at 2.4MHz. In the Shutdown Mode, the supply current drops below 1µA, reducing power consumption. The PFM Mode can be disabled if fixed frequency is desired. The RT5742 is available in a small WL-CSP-11B 1.31x1.62 (BSC).

The recommended junction temperature range is -40°C to 125°C.

### **Features**

- Programmable Output Voltage Range: 0.3V to 1.3V, 5mV/bit
- Programmable Slew Rate for Voltage Transitions
- Steady 2.4MHz Switching Frequency
- Fast Load Transient with ACOT<sup>®</sup> Control Topology
- Continuous Output Current Capability: 2A
- 2.5V to 5.5V Input Voltage Range
- Digitally Programmable Output Voltage
- I<sup>2</sup>C-Compatible Interface Up to 3.4MHz
- Selectable Auto PFM/PWM Mode for High Efficiency at Light Load
- Quiescent Current in PFM Mode: 50μA (Typical)
- Input Undervoltage Lockout (UVLO)
- Thermal Shutdown and Overload Protection
- Power Good Indicator for Sequence Control

## **Applications**

- Wearable and Portable Electronic Devices
- DDR Memories, LPDDR3, LPDDR4, LPDDR5
- Tablets, Netbooks, Ultra-Mobile PCs
- Smart Speakers, Voice Assistant Devices
- TV Stick, OTT and Home Entertainment Devices


# **Ordering Information**

Dout No.	Power-Up	Defaults	EN Deley Time	Package Type		
Part No.	VSEL0	VSEL1	EN Delay Time			
RT5742AP-A	0.5V	0.3V	0ms	WL-CSP-11B 1.31x1.62 (BSC)		


Richtek products are Richtek Green Policy compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.



# **Simplified Application Circuit**



# **Pin Configurations**



WL-CSP-11B 1.31x 1.62 (BSC)

# **Marking Information**



CJ: Product Code W: Date Code




# **Functional Pin Description**

Pin No.	Pin Name	Pin Function
A1, B1	VIN	Power input voltage. Connect to the input power source. Connect to C <sub>IN</sub> with minimal path.
A2	SW	Switching node. Connect to the inductor.
А3	PGND	Power ground. The low-side MOSFET is referenced to this pin. CIN and COUT should be returned with a minimal path to these pins.
В3	PG	Power good indicator. The output of this pin is an open-drain with external pull-up resistor. After soft-startup, PG is pulled up when the FB voltage is within 87% (typ.). The PG status is low while EN is disabled. Note that when VIN is lower than 2.32V (typ.), the PG pin will keep low to indicate the power is not ready.
C1	VSEL	Voltage select. When this pin is low, VouT is set by the VSEL0 register. When this pin is high, VouT is set by the VSEL1 register. Polarity of this pin in conjunction with the mode bits in the Control register 02h will select Forced PWM or Auto PFM/PWM mode of operation.
C2	EN	Enable control input. A logic-high enables the converter; a logic-low forces the device into shutdown mode, and will reset all registers to the default value.
C3	VOUT	VOUT. Output voltage sense through this pin. Connect to output capacitor.
D1	AGND	Analog ground. All signals are referenced to this pin. Avoid routing high dV/dt AC currents through this pin.
D2	SCL	I <sup>2</sup> C serial clock.
D3	SDA	I <sup>2</sup> C serial data.



# **Function Block Diagram**





## **Absolute Maximum Ratings** (Note 1)

'	• Supply input voltage, viiv	-0.3 V to 7 V
	Switch Node Voltage	-0.3V to 7.3V
	<50ns	–5V to 8.5V
,	Other I/O Pins Voltages	-0.3V to 7.3V
,	Junction Temperature	150°C
	Load Townseture (Coldering 40 and )	2000

# • Lead Temperature (Soldering, 10 sec.)------ 260°C

# **ESD Ratings**

• ESD Susceptibility (Note 2) HBM (Human Body Model) ------ 2kV

#### **Recommended Operating Conditions** (Note 3)

<ul> <li>Supply Inp</li> </ul>	ut Voltage	e, VIN	2.5V to 5.5V
--------------------------------	------------	--------	--------------

• Output Voltage, VOUT ----- 0.3V to 1.3V

## **Thermal Information** (Note 4 and Note 5)

	Thermal Parameter	WL-CSP-11B 1.31x1.62 (BSC)	Unit
θJA	Junction-to-ambient thermal resistance (JEDEC standard)	48.8	°C/W
$\theta$ JC(Top)	Junction-to-case (top) thermal resistance	18	°C/W
$\theta$ JC(Bottom)	Junction-to-case (bottom) thermal resistance	4.44	°C/W
$\theta$ JA(EVB)	Junction-to-ambient thermal resistance (specific EVB)	65.4	°C/W
ΨJC(Top)	Junction-to-top characterization parameter	2.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	41.1	°C/W



## **Electrical Characteristics**

( $V_{IN} = 3.6V$ ,  $T_A = 25$ °C, unless otherwise specified)

Para	meter	Symbol	Test Conditions	Min	Тур	Max	Unit
Operating Quarter Current PWN		IQ_PWM	ILOAD = 0, VOUT = 0.5V, mode Bit = 1 (Forced PWM)		15		mA
Operating Quarter PFM		IQ_PFM	ILOAD = 0, VOUT = 0.5V		50		μА
H/W Shutdov Current	wn Supply	Ishdn_h/w	EN = GND		0.1	3	μΑ
S/W Shutdov Current	wn Supply	Ishdn_s/w	EN = VIN, $0x06[1:0] = 2'b00$ , $2.5V \le VIN \le 5.5V$		2	12	μΑ
Undervoltage Threshold	e Lockout	Vuvlo	VIN rising		2.32	2.45	V
Undervoltage Hysteresis	e Lockout	ΔVυνιο			350		mV
High-Side Sv Resistance	witch-On	RDS(ON)_H	VIN = 5V		60		mΩ
Low-Side Sw Resistance	vitch-On	RDS(ON)_L	VIN = 5V		34		mΩ
Enable	Logic-High	ViH	2.5V ≤ VIN ≤ 5.5V	0.74	0.9	1.06	, .
Threshold Voltage	Logic-Low	VIL	2.5V ≤ VIN ≤ 5.5V	0.64	0.8	0.92	V
Enable Input	Input Bias Current I <sub>EN</sub> EN Pin tied to GND or VIN		EN Pin tied to GND or VIN		0.01	1	μΑ
			$2.5V \le VIN \le 5.5V$ , VOUT from minimum to maximum, IOUT(DC) = 0A to 2A, VOUT > 0.6V, Auto PFM/PWM (Note 5)	-2		3	%
			$2.5V \le V_{IN} \le 5.5V$ , $V_{OUT}$ from minimum to maximum, $I_{OUT(DC)} = 0A$ to $2A$ , $V_{OUT} \le 0.6V$ , Auto PFM/PWM (Note 5)	-12		18	mV
VOUT DC A	Accuracy		$2.5V \le V_{IN} \le 5.5V$ , Vout from minimum to maximum, $I_{OUT(DC)} = 0A$ to $2A$ , Vout > 0.6V, Forced PWM (Note 5)	-2		2	%
			$2.5V \le VIN \le 5.5V$ , VOUT from minimum to maximum, IOUT(DC) = 0A to 2A, VOUT $\le 0.6V$ , Forced PWM (Note 5)	-12		12	mV
Load Regula	tion	$\Delta V$ load	IOUT(DC) = 0.5A to 2A (Note 5)		0.1		%/A
Line Regulat	ion	ΔVLINE	$2.5V \le VIN \le 5.5V$ , IOUT(DC) = 2A (Note 5)		0.2		%/V
Transient Load Response		ACLOAD	ILOAD step 0.02A to 2A, tR = tF = 500ns, Vout = 1.125V (Note 5)		±45		mV
Transient Load Response		ACLOAD	ILOAD step 0.02A to 0.8A, tR = tF = 1 $\mu$ s, L = 0.33 $\mu$ H, COUT = 22 $\mu$ F x 2 (Note 5)		45		mV
Line Transie	nt	VLINE	VIN = 3V to 3.6V, tR = tF = 10μs, IOUT = 100mA, Forced PWM mode (Note 5)		±40		mV



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
High-Side MOSFET Peak Current Limit	ILIM_P			6.3	7.3	Α
Low-Side MOSFET Valley Current Limit	ILIM_V		2	3.5	5	Α
Thermal Shutdown	TsD			150		°C
Thermal Shutdown Hysteresis	ΔTSD			15		°C
Switching Frequency	fsw	Vout = 0.5V	1800	2400	2700	kHz
Minimum Off-Time	toff_min			170		ns
DAC Resolution		(Note5)		8		bits
DAC Differential Nonlinearity		(Note5)			0.5	LSB
Power Good						
Dawar Coad Throobald	VTH_PGLH	Vout rising, PGOOD from low to high		87		% of
Power Good Threshold	VTH_PGHL	VOUT falling, PGOOD from high to low		77		VREF
Power Good Falling Delay Time	tDLY_PG_F	VPG delay. PGOOD goes low		3		μS
Soft-Start						
EN to PG Delay Time	tDLY_EN_PG	Power on from EN	100	250	400	μS

<sup>12</sup> C Interface (The I <sup>2</sup> C interface will not work until the RESET# goes high) (Note 6)									
Parame	·		Test Conditions	Min	Тур	Max	Unit		
SDA, SCL	High Level			1.2			٧		
Input Voltage	Low Level					0.4	V		
			Standard mode	-	100		kHz		
			Fast mode			400	kHz		
SCL Clock Rate		fscl	Fast mode plus			1	MHz		
			High speed mode, load 100pF max			3.4	MHz		
Hold Time (Rep	oatod) Start		Standard mode	4			μS		
Condition. After		tHD:STA	Fast mode	0.6			μS		
the First Clock F	Pulse is	IHD;STA	Fast mode plus	0.26			μS		
Generated			High speed mode	0.16			μS		
			Standard mode	4.7			μS		
Low Period of th	e SCL	t. 0.11	Fast mode				μS		
Clock		tLOW	Fast mode plus	0.5			μS		
			High speed mode	0.16			μS		
			Standard mode	4			μS		
High Period of th	ne SCL	<b></b>	Fast mode	0.6			μS		
Clock		thigh	Fast mode plus	0.26			μS		
			High speed mode	0.06			μS		

Copyright © 2023 Richtek Technology Corporation. All rights reserved.

DS5742-00 November 2023. www.richtek.com



					1
		Standard mode	4.7	 	μs
Set-Up Time for a Repeated		Fast mode	0.6	 	μS
START Condition	tsu;sta	Fast mode plus	0.26	 	μs
		High speed mode	0.01		μs
		Standard mode	0	 	μS
Data Hall Time		Fast mode	0	 	μS
Data Hold Time	thd;dat	Fast mode plus	0	 	μS
		High speed mode	0	 	μS
		Standard mode	250	 	ns
Data Oat Ha Than	4	Fast mode	100	 	ns
Data Set-Up Time	tsu;dat	Fast mode plus	50	 	ns
		High speed mode	10	 	ns
		Standard mode	4	 	μS
Set-Up Time for STOP	tours	Fast mode	0.6	 	μS
Condition	tsu;sto	Fast mode plus	0.26	 	μS
		High speed mode	0.16	 	μS
Bus Free Time between a	tBUF	Standard mode	4.7	 	μS
STOP and START		Fast mode	1.3	 	μS
Condition		Fast mode plus	0.5	 	μS
		Standard mode		 1000	ns
		Fast mode	20	 300	ns
Rising Time of both SDA		Fast mode plus		 120	ns
and SCL Signals	tR	High speed mode (SDA) load 100pF max	10	 80	ns
		High speed mode (SCL) load 100pF max	10	 40	ns
		Standard mode		 300	ns
		Fast mode	20 x (VDD/5.5V)	 300	ns
Falling Time of both SDA and SCL Signals	tF	Fast mode plus	20 x (VDD/5.5V)	 120	ns
		High speed mode (SDA) load 100pF max	10	 80	ns
		High speed mode (SCL) load 100pF max	10	 40	ns
SDA Output Low Sink Current	loL	SDA voltage = 0.4V	2	 	mA
L		I .	1		



- Note 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2. Devices are ESD sensitive. Handling precautions are recommended.
- **Note 3.** The device is not guaranteed to function outside its operating conditions.
- Note 4. For more information about thermal parameter, see the Application and Definition of Thermal Resistances report, AN061.
- Note 5. θJA(EVB), ΨJC(Top) and ΨJB are measured on a high effective-thermal-conductivity four-layer test board which is in size of 70mm x 50mm, furthermore, all layers with 1 oz. Thermal resistance/parameter values may vary depending on the PCB material, layout, and test environmental conditions.



# **Typical Application Circuit**




Table 1. Recommended External Components for 2A Maximum Load Current


Component	Description	Vendor P/N		
	330nH, 2016 case size	DFE201610E-R33M=P2 (Murata)		
L1	330nH, 2520 case size	HMLQ25201T-R33MSR (Cyntec)		
	330nH, 4x4 case size	744040420033 (WE)		
C2	4.7μF, 10V, X5R, 0402	GRM155R61A475ME01 (Murata)		
C3 <sup>(1)</sup>	100nF, 6.3V, X5R, 0402	GRM152R60J104KE19 (Murata)		
C4	22μF, 6.3V, X5R, 0603	GRM188R60J226MEA0D (Murata)		
C4	22μΓ, 0.3 ν, Λ3Κ, 0003	C1608X5R0J226M080AC (TDK)		


#### Note:


- 1. The decoupling capacitor C3 is recommended to reduce any high frequency component on VIN bus.
- 2. All the input and output capacitors are the suggested values, referring to the effective capacitances, subject to any de-rating effect, like a DC bias.





# **Typical Operating Characteristics**


















**RICHTEK** is a registered trademark of Richtek Technology Corporation.
























Copyright © 2023 Richtek Technology Corporation. All rights reserved.


RICHTEK


is a registered trademark of Richtek Technology Corporation.
















## **Operation**

The RT5742 is a low voltage synchronous step-down converter that supports input voltage ranging from 2.5V to 5.5V and the output current can be up to 2A. The RT5742 uses ACOT® mode control. To achieve good stability with low-ESR ceramic capacitors, the ACOT® uses a virtual inductor current ramp generated inside the IC. This internal ramp signal replaces the ESR ramp normally provided by the output capacitor's ESR. The ramp signal and other internal compensations are optimized for low-ESR ceramic output capacitors.

In steady-state operation, the feedback voltage, with the virtual inductor current ramp added, is compared to the reference voltage. When the combined signal is less than the reference, the on-time one-shot is triggered, as long as the minimum off-time one-shot is cleared and measured inductor current (through synchronous rectifier) is below the current limit. The ontime one-shot turns on the high-side switch and the inductor current ramps up linearly. After the on-time, the high-side switch is turned off and the synchronous rectifier is turned on and the inductor current ramps down linearly. At the same time, the minimum off-time one-shot is triggered to prevent another immediate ontime during the noisy switching time and allows the feedback voltage and current sense signals to settle. The minimum off-time is kept short so that rapidlyrepeated on-times can raise the inductor current quickly when needed.

#### **PWM Frequency and Adaptive On-Time Control**

The on-time can be roughly estimated by the equation:

$$T_{ON} = \frac{V_{OUT}}{V_{IN}} \times \frac{1}{f_{SW}}$$

where fsw is nominal 2.4MHz.

## **Auto-Zero Current Detector**

The auto-zero current detector circuit senses the SW waveform to adjust the zero current threshold voltage. When the current of low-side MOSFET decrease to the zero current threshold, the low-side MOSFET turns off to prevent negative inductor current. In this way, the zero current threshold can be adjusted for different conditions to get better efficiency.

#### **Undervoltage Protection (UVLO)**

The UVLO continuously monitors the voltage of VIN to make sure the device works properly. When the VCC is high enough to reach the high threshold voltage of UVLO, the step-down converter softly starts or prebiases to its regulated output voltage. When the VIN decreases to its low threshold (160mV hysteresis), the device will shut down.

#### **Power Good Indication Pin**

The RT5742 features an open-drain power-good output (PG) to monitor the output voltage status. The output delay of comparator prevents false flag operation for short excursions in the output voltage, such as during line and load transients. Pull-up PG with a resistor to Vout or an external voltage below 5.5V. When VIN voltage rises above VuvLo, the power-good function is activated. After soft-start is finished, the PG pin is controlled by a comparator connected to the feedback signal Vout. If Vout rises above a power-good high threshold (VTH\_PGLH) (typically 87% of the reference voltage), the PG pin will be in high impedance and VPG will be held high. Moreover, when VIN is above UVLO and device is powered on through EN pin, the PG pin will assert high within  $300\mu s$  as soon as the V<sub>EN</sub> is above logic-high threshold; in other words, the PG delay time is around 300µs from EN asserts to logic-high. When Vout falls below the power-good low threshold (VTH\_PGHL) (typically 77% of the reference voltage), the PG pin will be pulled low after a certain delay (3µs, typically). Once being started-up, if any internal protection is triggered, PG will be pulled low to GND. The internal open-drain pull down device (11 $\Omega$ , typically) will pull the PG pin low. The power good indication profile is shown in Table 1. Note that when VIN is lower than 2.32V (typically), the PG pin will keep low to indicate the power is not ready.

RICHTEK

15






Figure 1. The Logic of PG

#### Table 2. PG Pin Status

	Conditions	PG Pin
Enable	V <sub>EN</sub> > V <sub>EN_H</sub> , V <sub>FB</sub> > V <sub>TH_PGLH</sub>	High Impedance
Enable	V <sub>EN</sub> > V <sub>EN_H</sub> , V <sub>FB</sub> < V <sub>TH_PGHL</sub>	Low
Shutdown	V <sub>EN</sub> < V <sub>EN_L</sub>	Low
OTP	TJ > TSD	Low

#### **Overcurrent Protection (OCP)**

When the output voltage of the RT5742 is lower than 59% of the reference voltage after soft-start, the UVP is triggered.

The RT5742 senses the current signal when high-side and low-side MOSFET turns on. As a result, the OCP is cycle-by-cycle limit. If the OCP occurs, the converter holds off the next pulse and turns on low-side switch until inductor drops below the valley current limit, and then turns on high-side again to maintain output voltage and supports loading current to output before triggering UVP.

If the OCP condition keeps and the load current is larger than the current which converter can provide, the output voltage will decrease and drop below UVP threshold, and the converter will keep switching for 16 consecutive cycles before entering hiccup operation. The converter latches off 1.7ms when the output voltage is still lower than UVP threshold, and the soft-start sequence begins again after latching off time.

#### Soft-Start

An internal current source charges an internal capacitor to build the soft-start ramp voltage. The typical soft-start time can be programmed by  $I^2C$ .




Figure 2. Start-Up Sequence

### **Over-Temperature Protection (OTP)**

The RT5742 includes an over-temperature protection (OTP) circuitry to prevent overheating due to excessive power dissipation. If the junction temperature rises above the over-temperature threshold of  $150^{\circ}$ C (typical), the device will shut down. Once the junction temperature cools down by a thermal shutdown hysteresis ( $\Delta$ TsD =  $15^{\circ}$ C), the IC will resume normal operation with a complete soft-start.

#### Overvoltage Behavior (OV)

The RT5742 provides a natural overvoltage protection function to prevent damage behavior during heavy load released scenario.

When device is set at auto PFM/PWM operation, the high-side and low-side MOSFET will automatically turn off immediately as long as output voltage rises above internal reference target. When the output voltage goes below the target, the internal comparator will trigger ontime controller to resume switching behavior to maintain excellent regulation.

When device is configured as FCCM operation mode, the high-side and low-side MOSFET will continuously switch to regulate the output voltage back to target setting.



## **Application Information**

Richtek's component specification does not include the following information in the Application Information section. Thereby no warranty is given regarding its validity and accuracy. Customers should take responsibility to verify their own designs and reserve suitable design margin to ensure the functional suitability of their components and systems.

The basic RT5742 application circuit is shown in Typical Application Circuit. External component selection is determined by the maximum load current and begins with the selection of the inductor value and operating frequency followed by CIN and COUT.

#### **Inductor Selection**

The inductor value and operating frequency determine the ripple current according to a specific input and output voltage. The ripple current,  $\Delta IL$ , increases with higher VIN and decreases with higher inductance, as shown in the equation below:

$$\Delta I_L = \left\lceil \frac{V_{OUT}}{f \times L} \right\rceil \times \left\lceil 1 - \frac{V_{OUT}}{V_{IN}} \right\rceil$$

where f is the operating frequency and L is the inductance.

To optimize the loop stability,  $0.33\mu H$  is strongly recommended. Suppose the higher inductance is chosen, the transient performance may become worse; in the opposite situation, the lower inductance causes larger ripple, and there is a risk of reaching negative overcurrent protection during VID down.

#### **Input and Output Capacitor Selection**

An input capacitor, CIN, is needed to filter out the trapezoidal current at the source of the high-side MOSFET.

To prevent large ripple current, a low ESR input capacitor sized for the maximum RMS current should be used. The RMS current is given by:

$$I_{RMS} = I_{OUT(MAX)} \times \frac{V_{OUT}}{V_{IN}} \times \sqrt{\frac{V_{IN}}{V_{OUT}}} - 1$$

This formula has a maximum at VIN =  $2V_{OUT}$ , where  $I_{RMS} = I_{OUT}(MAX)/2$ .

This simple worst-case condition is commonly used for design.

Choose a capacitor rated at a higher temperature than required. Several capacitors may also be paralleled to meet the size or height requirements of the design. Ceramic capacitors have high ripple current, high voltage rating and low ESR, which makes them ideal for switching regulator applications. However, they can also have a high voltage coefficient and audible piezoelectric effects. The high Q of ceramic capacitors with trace inductance can lead to significant ringing. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input, VIN. At best, this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at VIN large enough to damage the part. Thus, care must be taken to select a suitable input capacitor.

The selection of COUT is determined by the required ESR to minimize output voltage ripple. Moreover, the amount of bulk capacitance is also a key for COUT selection to ensure that the control loop is stable. Loop stability can be checked by viewing the load transient response.

The output voltage ripple,  $\Delta Vout$ , is determined by:

$$\Delta V_{OUT} \le \Delta I_L \left[ ESR + \frac{1}{8 \times f_{SW} \times C_{OUT}} \right]$$

where fSW is the switching frequency and  $\Delta IL$  is the inductor ripple current. The output voltage ripple will be the highest at the maximum input voltage since  $\Delta IL$  increases with input voltage. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirement.

Ceramic capacitors have excellent low ESR characteristics, but can have a high voltage coefficient and audible piezoelectric effects. The high Q of ceramic capacitors with trace inductance can also lead to significant ringing.

RICHTEK



Nevertheless, high value, low cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications.

#### I<sup>2</sup>C Interface Function

The RT5742 can be managed by I<sup>2</sup>C interface to select VOUT voltage level, Dynamic Voltage Scaling (DVS) slew rate, Auto PFM/PSM or Forced PWM mode, and so on.

The register of each function can be found from the register map in Table 3, which also explains how to use these functions.

#### **Vour Selection**

The RT5742 has programmable Vout from 0.3V to 1300mV with 5mV resolution.

The output voltage can be set by NSELx register bit and the output voltage is given by the following equation:

Vout = 0.3V + NSELx x 5mV

For example:

if NSELx = 0111100 (60 decimal), then

 $VOUT = 0.3 + 60 \times 5mV$ 

= 0.3 + 0.3 = 0.6V.

The RT5742 also has external VSEL pin to select NSEL1(0X01) or NSEL0(0X00). Pulling VSEL to high is for VSEL1 and pulling VSEL to low is for VSEL0.

Upon POR, VSEL0 and VSEL1 are reset to their default voltages.

### **Enable and Soft-Start**

When the EN pin is LOW, the IC is shut down, all internal circuits are off, and the part draws very little current. In this state, I<sup>2</sup>C cannot be written to or read until enable voltage is above the enable rising threshold. The registers are reset when the EN pin is LOW or during a Power On Reset (POR).

Once the EN pin is high, VOUT will ramp up at the chosen soft-start slew rate programmed in the CONTROL2 register SS\_SR bit.

#### **Discharge Function**

In the CONTROL1 register, setting the DISCHG bit to 1 can make Vout discharge by internal resistor when the converter shuts down. If the DISCHG bit is set to 0, Vout will decrease depending on the loading. When EN pin is set to low, the RT5742 turns on  $10\Omega$  discharge resistor by default.

#### **Slew Rate Setting**

The RT5742 can control slew rate as Vout changes between two voltage levels for both up and down.

The UP\_SR bits in the CONTROL1 register control upspeed, whereas the DN\_SR bits in the CONTROL2 register control down-speed. The default DVS up slew rate is  $12\text{mV}/\mu\text{s}$  and DVS down slew rate is  $3\text{mV}/\mu\text{s}$ .


#### **Forced PWM Mode**

The MODE\_VSEL0 and MODE\_VSEL1 bits in CONTROL1 register can determine the operation mode of the converter. Set 1 for Forced PWM operation and set 0 for auto PSM/PWM operation. Note that, MODE\_VSEL0 is activated only when pulling VSEL pin to low, and only set VSEL pin to high for VSEL1 so that the setting of MODE\_VSEL1 can be activated.

During dynamic voltage scaling from high setting of output voltage to low setting, the RT5742 makes transient in Forced PWM mode, and output voltage will decrease quickly.



The RT5742 is able to support fast mode  $I^2C$  interface (bit rate 400kb/s). The RT5742 default  $I^2C$  slave address is 7'b1010000. The write or read bit stream (N  $\geq$ 1) is shown below:






Figure 3. I<sup>2</sup>C Read and Write Stream and Timing Diagram

The RT5742 also supports High-speed mode (bit rate up to 3.4Mb/s) with access code 08H. Figure 4 and Figure 5 show detailed transfer format. Hs-mode can only commence after the following conditions (all of which are in F/S-mode):

- ► START condition (S)
- ▶ 8-bit master code (00001xxx)
- ► not-acknowledge bit ( A )




Figure 4. Data Transfer Format in Hs-mode




Figure 5. A Complete Hs-mode Transfer



#### **Thermal Considerations**

The junction temperature should never exceed the absolute maximum junction temperature T<sub>J</sub>(MAX), listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

 $PD(MAX) = (TJ(MAX) - TA)/\theta JA$ 

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance,  $\theta_{JA(EVB)}$ , is highly package dependent. For a WL-CSP-11B 1.31x1.62 (BSC) package, the thermal resistance,  $\theta_{JA(EVB)}$ , is 65.4°C/W on a high effective-thermal-conductivity four-layer test board. The maximum power dissipation at  $T_A = 25$ °C can be calculated as below:

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ})/(65.4^{\circ}C/W) = 1.53W$  for a WL-CSP-11B 1.31x1.62 (BSC) package.

The maximum power dissipation depends on the operating ambient temperature for the fixed T<sub>J</sub>(MAX) and the thermal resistance,  $\theta_{JA(EVB)}$ . The derating curves in Figure 6 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 6. Derating Curve of Maximum Power Dissipation

#### **Layout Considerations**

For best performance of the RT5742, the following layout guidelines must be strictly followed.

- Input capacitor must be placed as close as possible to IC to minimize the power loop area. A typical 0.1μF decoupling capacitor is recommended to reduce power loop area and any high frequency component on VIN.
- ➤ SW node is with high frequency voltage swing, so the SW node area should be kept small. Keep analog components away from the SW node to prevent stray capacitive noise pickup.
- Keep every power trace connected to pin as wide as possible for improving thermal dissipation.
- ► The AGND pin is suggested to connect to the 2nd GND plate through the top to the 2nd via.
- Keep the feedback line need as short as possible and away from power inductor, especially from surrounding the inductor.

An example of PCB layout guide is shown in Figure 7Figure 7.






Figure 7. PCB Layout Guide



# **Functional Register Description**

The RT5742  $I^2C$  slave address is 7'b1010100 for 0.5V/0.3V setting.

# Table 3. I<sup>2</sup>C Register Map

Register Name	Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default	Туре
NSEL0	0x00				VS	SEL0				0x28	RW
NSEL1	0x01				VS	SEL1				0x00	RW
CONTROL1	0x02	DISCHG	UP_SR[2:0]			Reserv ed	SW_ RESET	MODE_ VSEL1	MODE_ VSEL0	0x90	R/W
ID1	0x03	VENDOR_ID Reserv				DIE_ID				0x00	R
ID2	0x04		Rese	rved		DIE_REV				0x00	R
MONITOR	0x05	PGOOD	UVLO	Reser ved	POS	NEG	RESET _ STAT	ОТ	BUCK_ STATU S	0x81	R
CONTROL2	0x06	DN_SR[2:0]		Reserv ed	SS SRI1:0		EN_VS EL0	0x63	R/W		
CONTROL4	0x08	Reser	ved			DIS_I	DLY[5:0]			0x00	R/W

### Table 4. VSEL0

	Address: 0x00 Description: Setting of VSEL0 voltage							
Bit	7	7 6 5 4 3 2 1 0						
Field		VSEL0						
Default	0	0	1	0	1	0	0	0
Туре				R۸	N			

Bit	Name	Description
7:0	NSEL0	VID Table satisfy: SEL[7:0] = 11001000: Vout = 1.3V  SEL[7:0] = 00000000: 0.3V 5mV step for 0.3V to 1.3V



### Table 5. VSEL1

Address: 0x01 Description: Setting of VSEL1 voltage								
Bit	7	7 6 5 4 3 2 1 0						
Field		VSEL1						
Default	0	0	0	0	0	0	0	0
Туре		RW						

Bit	Name	Description
7:0	NSEL1	VID Table satisfy: SEL[7:0] = 1100100 0: Vout = 1.3V
		SEL[7:0] = 00000000: 0.3V 5mV step for 0.3V to 1.3V

### Table 6. CONTROL1

	Address: 0x02 Description: Control1 setting							
Bit	7	6	5	4	3	2	1	0
Field	DISCHG	UP_SR			Reserved	SW_RESET	MODE_VSEL1	MODE_ VSEL0
Default	1	0	0	1	0	0	0	0
Туре	R/W	R/W			F	R/W	R/	W

Bit	Name	Description
7	DISCHG	0: Discharge path disabled
,	DISCHG	1: Discharge path enabled
6:4	UP_SR[2:0]	DVS Speed for UP DVS 000: 24mV/μs 001: 12mV/μs 010: 6mV/μs 011: 3mV/μs 100: 1.5mV/μs 101: 0.75mV/μs 111: 0.375mV/μs
2	SW_RESET	write 1 to reset, always read 0
1	MODE_VSEL1	0: Auto
1	INIODE_VSEL1	1: Continuous mode
0	MODE VSELO	0: Auto
0	MODE_VSEL0	1: Continuous mode



### Table 7. ID1

	Address: 0x03 Description: Search Vendor_ID and DIE_ID							
Bit	7	6	5	4	3 2 1 0			0
Field	VE	VENDOR_ID[2:0]				DIE_I	D[3:0]	
Default	0	0	0	0	0	0	0	0
Туре	R			R		F	₹	

Bit	Name	Description
7:5	VENDOR_ID	Vendor_ID
4	Reserved	Reserved bits
3:0	DIE_ID	DIE_ID

### Table 8. ID2

	Address: 0x04 Description: Search Revision_ID							
Bit	7	6	5	4	3	2	1	0
Field		Rese	erved		DIE_REV			
Default	0	0	0	0	0	0	0	0
Туре		F	₹			F	₹	

Bit	Name	Description			
7:4	Reserved	Reserved bits			
3:0	DIE_REV	Revision_ID			

#### **Table 9. MONITOR**

	Address: 0x05  Description: Monitoring the IC status							
Bit	7	6	5	4	3	2	1	0
Field	PGOOD	UVLO	Reserved	POS	NEG	RESET_ STAT	ОТ	BUCK_ STATUS
Default	1	0	0	0	0	0	0	1
Туре	R	R	R	R	R	R	R	R

Bit	Name	Description
7	PGOOD	1: Buck is enabled and soft-start is completed.
6	UVLO	1: Signifies the V <sub>IN</sub> is less than the UVLO threshold.
5	Reserved	Reserved bits
4	POS	1: Signifies a positive voltage transition is in progress
3	NEG	1: Signifies a negative voltage transition is in progress
2	RESET_STAT	1: Indicates that a register reset was performed.
1	ОТ	1: Signifies the thermal shutdown is active.
0	BUCK_STATUS	1: Buck enabled; 0: buck disabled.

Copyright © 2023 Richtek Technology Corporation. All rights reserved.



### Table 10. CONTROL2

Address: 0 Descriptio		2 setting						
Bit	7	6	5	4	3	2	1	0
Field	ı	DN_SR[2:0]		Reserved	SS_SR[1:0]		EN_ VSEL1	EN_ VSEL0
Default	0	1	1	0	0	0	1	1
Туре	R/W		R	R/W		R/W	R/W	

Bit	Name	Description
7:5	DN_SR[2:0]	DVS speed for DN DVS 000: 24mV/μs 001: 12mV/μs 010: 6mV/μs 011: 3mV/μs 100: 1.5mV/μs 101: 0.75mV/μs 111: 0.1875mV/μs
4	Reserved	Reserved bits
3:2	SS_SR[1:0]	DVS speed for soft-start DVS 00: 10mV step/μs 01: 5mV step/μs 10: 2.5mV step/μs 11: 1.25mV step/μs
1	EN_VSEL1	0: Disable 1: Enable
0	EN_VSEL0	0: Disable 1: Enable


## Table 11. CONTROL4

Address: 0 Description	)x08 <b>n:</b> Control4 s	etting							
Bit	7	7 6 5 4 3 2 1 0							
Field	Rese	erved		DIS_DLY[5:0]					
Default	0	0	0 0 0 0 0				0		
Туре	pe R R/W								

Bit	Name	Description				
7:6	Reserved	Reserved bits				
5:0	DIS_DLY	Delay applied upon disable (ms) 000000b = 0ms - 111111b = 63ms (steps of 1ms)				



# **Outline Dimension**





Cumbal	Dimensions I	In Millimeters	Dimensions In Inches			
Symbol	Min	Max	Min.	Max		
Α	0.500	0.500 0.600		0.024		
A1	0.170	0.230	0.007	0.009		
b	0.240	0.300	0.009	0.012		
D	1.580	1.660	0.062	0.065		
D1	1.2	200	0.047			
E	1.270	1.350	0.050	0.053		
E1	0.0	300	0.031			
е	0.4	100	0.016			

11B WL-CSP 1.31x1.62 Package (BSC)



# **Footprint Information**






Dookogo	Number	Type	Footprii	nt Dimensio	Tolerance	
Package	of Pin	туре	е	Footprint Dimension (mm)  e A B  0.400 0.240 0.340  0.270 0.240		
WI CSD1 21v1 62 11/DSC)	11	NSMD	0.400	0.240	0.340	±0.025
WL-CSP1.31x1.62-11(BSC)	11	SMD		0.270	0.240	±0.025




# **Packing Information**

### **Tape and Reel Data**



<b>.</b>	Tape Size	Pocket Pitch	Reel Size (A) Units		Trailer	Leader	Reel Width (W2)			
Package Type	(W1) (mm)	(P) (mm)	(mm)	(in)	per Reel	(mm)	(mm)	Min./Max. (mm)		
WL-CSP 1.31x1.62	8	4	180	7	3,000	160	600	8.4/9.9		



C, D and K are determined by component size. The clearance between the components and the cavity is as follows:

- For 8mm carrier tape: 0.5mm max.

Tape Size	W1	F	)	В		F		Ø٦		Н
	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.
8mm	8.3mm	3.9mm	4.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	0.6mm

RICHTEK



### **Tape and Reel Packing**

Step	Photo/Description	Step	Photo/Description
1	RCATCALL IN THE CONTROL OF THE CONTR	4	
	Reel 7"		12 inner boxes per outer box
2	Packing by Anti-Static Bag	5	Outer box Carton A
3	3 reels per inner box Box A	6	

Container Package	R	eel		Вох				Carton			
	Size	Units	Item	Size(cm)	Reels	Units	Item	Size(cm)	Boxes	Unit	
WL-CSP	7"	3.000	Box A	18.3*18.3*8.0	3	9,000	Carton A	38.3*27.2*38.3	12	108,000	
1.31x1.62			Box E	18.6*18.6*3.5	1	3,000		For Combined or Pa	artial Reel.		



### **Packing Material Anti-ESD Property**

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
$\Omega$ /cm <sup>2</sup>	10 <sup>4</sup> to 10 <sup>11</sup>					

## **Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2023 Richtek Technology Corporation. All rights reserved.

**RT5742** 



**Datasheet Revision History** 

Version	Date	Description	Item			
00	2023/11/9	Final	Functional Register Description on P24 Typical Operating Characteristics on P11, 12			