6V 1.5A, ACOT[®] Buck Converter

General Description

The RT5751C/D is a simple, easy-to-use, 1.5A synchronous step-down DC-DC converter with an input supply voltage range from 2.8V to 6V. The device builds in an accurate 0.6V reference voltage and integrates low RDS(ON) power MOSFETs to achieve high efficiency in WDFN-6L 2x2, TSOT-23-5 and TSOT-23-6 packages.

The RT5751C/D adopts Advanced Constant On-Time (ACOT[®]) control architecture to provide an ultrafast transient response with few external components and to operate at nearly constant switching frequency over the line, load, and output voltage range. The RT5751C operates in automatic PSM that maintains high efficiency during light load operation. The RT5751D operates in Forced PWM that helps to meet tight voltage regulation accuracy requirements.

The RT5751C/D senses both FETs current for a robust overcurrent protection. The device features cycle-by-cycle current-limit protection and prevents the device from the catastrophic damage in output short circuit, overcurrent or inductor saturation. A built-in soft-start function prevents inrush current during start-up. The device also includes input undervoltage lockout, output undervoltage protection, and over-temperature protection to provide safe and smooth operation in all operating conditions.


Features

- Input Voltage Range from 2.8V to 6V
- Integrated 120m Ω and 80m Ω FETs
- 1.5A Output Current, up to 95% Efficiency
- 100% Duty Cycle for Lowest Dropout
- 1% Internal Reference Voltage
- 1.5MHz Typical Switching Frequency
- Power Saving Mode for Light Loads (RT5751C)
- Low Quiescent Current: 25μA (Typ.)
- Fast Advanced Constant On-Time (ACOT[®]) Control
- Internal Soft-startup (0.6ms)
- Enable Control Input
- Power Good Indicator
- Both FETs Overcurrent Protection
- Negative Overcurrent Protection (RT5751D)
- Input Undervoltage Lockout Protection
- Hiccup-Mode Output Undervoltage Protection
- Over-Temperature Protection
- RoHS Compliant and Halogen Free

Applications

- Mobile Phones and Handheld Devices
- STB, Cable Modem, and xDSL Platforms
- WLAN ASIC Power/Storage (SSD and HDD)
- General Purpose for POL LV Buck Converter


Simplified Application Circuit






Ordering Information


RT5751




Pin Configuration







TSOT-23-6



TSOT-23-5

Note:

Richtek products are:

- ► RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.

Marking Information

RT5751CHGJ5

9T=DNN

9T= : Product Code DNN : Date Code

RT5751DHGJ5

9U=DNN

DNN : Date Code

RT5751CHGJ6

45=DNN

45= : Product Code DNN : Date Code

44= : Product Code DNN : Date Code

9U= : Product Code

RT5751DHGJ6



RT5751CHGQW



6D : Product Code W : Date Code

RT5751DHGQW



6C : Product Code W : Date Code


Functional Pin Description

	Pin No.				
WDFN-6L 2x2	TSOT-23-6	TSOT-23-5	Pin Name	Pin Function	
1	5		PG	Power good indicator. The output of this pin is an open-drain with external pull-up resistor. After soft-startup, PG is pulled up when the FB voltage is within 90% (typ.). The PG status is low while EN is disabled.	
2	1	1	EN Enable control input. Connect this pin to logi enables the device and connect this pin to disables the device. Do not leave this pin floatin		
3	4	4	VIN	Power input. The input voltage range is from 2.8V to 6V. Connect input capacitors directly to this pin and GND pins. MLCC with capacitance higher than 10μ F is recommended.	
4	3	3	SW	Switch node between the internal switch. Connect this pin to the inductor.	
5, 7 (Exposed Pad)	2	2	GND	Power ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.	
6	6	5	FB	Feedback voltage input. Connect this pin to the midpoint of the external feedback resistive divider to set the output voltage of the converter to the desired regulation level. The device regulates the FB voltage at Feedback Reference Voltage, typically 0.6V.	




Functional Block Diagram


For WDFN-6L 2x2



For TSOT-23-6



For TSOT-23-5





Operation

The RT5751C/D is a high-efficiency, synchronous step-down DC-DC converter that can deliver up to 1.5A output current from a 2.8V to 6V input supply.

Advanced Constant On-Time Control and PWM Operation

The RT5751C/D adopts ACOT[®] control for its ultrafast transient response, low external component counts and stable with low ESR MLCC output capacitors. When the feedback voltage falls below the feedback reference voltage, the minimum off-time one-shot (80ns, typ.) has timed out and the inductor current is below the current-limit threshold, then the internal on-time one-shot circuitry is triggered and the high-side switch is turn-on. Since the minimum off-time is short, the device exhibits ultrafast transient response and enables the use of smaller output capacitance.

The on-time is inversely proportional to input voltage and directly proportional to output voltage to achieve pseudo-fixed frequency over the input voltage range. After the on-time one-shot timer expired, the high-side switch is turn-off and the low-side switch is turn-on until the on-time one-shot is triggered again. In the steady state, the error amplifier compares the feedback voltage VFB and an internal reference voltage. If the virtual inductor current ramp voltage is lower than the output of the error amplifier, a new pre-determined fixed on-time will be triggered by the on-time one-shot generator.

Power Saving Mode (RT5751C)

The RT5751C automatically enters power saving mode (PSM) at light load to maintain high efficiency. As the load current decreases and eventually the inductor current ripple valley touches the zero current, which is the boundary between continuous conduction and discontinuous conduction modes. The low-side switch is turned off when the zero inductor current is detected. As the load current is further decreased, it takes longer time to discharge the output capacitor to the level that requires the next on-time. The switching frequency decreases and is proportional to the load current to maintain high efficiency at light load.

Enable Control

The RT5751C/D provides an EN pin, as an external chip enable control, to enable or disable the device. If VEN is held below a logic-low threshold voltage (VEN_L) of the enable input (EN), the converter will disable output voltage; that is, the converter is disabled and switching is inhibited even if the VIN voltage is above VIN undervoltage lockout threshold (VUVLO). During shutdown mode, the supply current can be reduced to ISHDN (1 μ A or below). If the EN voltage rises above the logic-high threshold voltage (VEN_H) while the VIN voltage is higher than UVLO threshold, the device will be turned on; that is, switching being enabled and soft-start sequence being initiated. Do not leave this pin floating.

Soft-Start (SS)

The RT5751C/D provides an internal soft-start feature for inrush control. At power-up, the internal capacitor is charged by an internal current source to generate a soft-start ramp voltage as a reference voltage to the PWM comparator. The device will initiate switching and the output voltage will smoothly ramp up to its targeted regulation voltage only after this ramp voltage is greater than the feedback voltage V_{FB} to ensure the converters have a smooth start-up from pre-biased output. The output voltage starts to rise in 0.1ms from EN rising, and the soft-start ramp-up time (10%V_{OUT} to 90%V_{OUT}) is 0.6ms.




Figure 1. Start-Up Sequence

Maximum Duty Cycle Operation

The RT5751C/D is designed to operate in dropout at the high duty cycle approaching 100%. If the operational duty cycle is large and the required off time

becomes smaller than minimum off-time, the RT5751C/D starts to enable skip off-time function and keeps high-side MOSFET switch on continuously. The RT5751C/D implements skip off-time function to achieve high duty approaching 100%. Therefore, the maximum output voltage is near the minimum input supply voltage of the application. The input voltage at which the devices enter dropout changes depending on the input voltage, output voltage, switching frequency, load current, and the efficiency of the design.

Power Good Indication

The RT5751C/D features an open-drain power-good output (PGOOD) to monitor the output voltage status. The output delay of comparator prevents false flag operation for short excursions in the output voltage, such as during line and load transients. Pull-up PGOOD with a resistor to VOUT or an external voltage below 6V. When VIN voltage rises above VUVLO, the power-good function is activated. After soft-start is finished, the PGOOD pin is controlled by a comparator connected to the feedback signal VFB. If VFB rises above a power-good high threshold (VTH_PGLH) (typically 90% of the reference voltage), the PGOOD pin will be in high impedance and VPG will be held high. When VFB falls short of power-good low threshold (VTH PGHL) (typically 85% of the reference voltage), the PGOOD pin will be pulled low after a certain delay (60µs, typically) elapsed. Once being started-up, if any internal protection is triggered, PGOOD will be pulled low to GND. The internal open-drain pull-down device $(10\Omega, typically)$ will pull the PGOOD pin low. The power good indication profile is shown below.




Figure 2. The Logic of PGOOD



 Table 1. PG Pin Status

 Conditions
 PG Pi

C	onditions	PG Pin
Enable	Ven > Ven_h, Vfb > Vth_pglh	High Impedance
Enable	Ven > Ven_h, Vfb < Vth_pghl	Low
Shutdown	Ven < Ven_l	Low
OTP	Tj > Tsd	Low

Input Undervoltage Lockout

In addition to the EN pin, the RT5751C/D also provides enable control through the VIN pin. If VEN rises above VEN_H first, switching will still be inhibited until the VIN voltage rises above VUVLO. It is to ensure that the internal regulator is ready so that operation with not-fully-enhanced internal MOSFET switches can be prevented. After the device is powered up, if the input voltage VIN goes below the UVLO falling threshold voltage (VUVLO – Δ VUVLO), this switching will be inhibited; if VIN rises above the UVLO rising threshold (VUVLO), the device will resume normal operation with a complete soft-start.

The Overcurrent Protection

The RT5751C/D features cycle-by-cycle current-limit protection on both the high-side and low-side MOSFETs and prevents the device from the catastrophic damage in output short circuit, overcurrent or inductor saturation.

The high-side MOSFET overcurrent protection is achieved by an internal current comparator that monitors the current in the high-side MOSFET during each on-time. The switch current is compared with the high-side switch peak-current limit (ILIM_H) after a certain amount of delay when the high-side switch is turned on each cycle. If an overcurrent condition occurs, the converter will immediately turns off the high-side switch and turns on the low-side switch to prevent the inductor current from exceeding the high-side current limit.

The low-side MOSFET overcurrent protection is achieved by measuring the inductor current through the synchronous rectifier (low-side switch) during the low-side on-time. Once the current rises above the low-side switch valley current limit (ILIM_L), the on-time one-shot will be inhibited until the inductor current


ramps down to the current-limit level (ILIM L); that is, another on-time can only be triggered when the inductor current goes below the low-side current limit. If the output load current exceeds the available inductor current (clamped by the low-side current limit), the output capacitor needs to supply the extra current so that the output voltage will begin to drop. If it drops below the output undervoltage protection trip threshold, the IC will stop switching to avoid excessive heat.

Output Active Discharge

When the RT5751C/D is disabled by EN pin, UVLO or OTP, the device discharges the output capacitors (via SW pins) through an internal discharge resistor (150 Ω) connected to ground. This function prevents the reverse current flowing from the output capacitors to the input capacitors once the input voltage collapses. It does not need to rely on another active discharge circuit for discharging output capacitors. This function will be turned off when the fault condition is removed.

Hiccup-Mode Output Undervoltage Protection

RT5751C/D includes The output undervoltage protection (UVP) against over-load or short-circuited condition by constantly monitoring the feedback voltage VFB. If VFB drops below the undervoltage protection trip threshold (typically 50% of the internal feedback reference voltage), the UV comparator will go high to turn off both the internal high-side and low-side MOSFET switches. The RT5751C/D will enter output undervoltage protection with hiccup mode. During hiccup mode, the IC will shut down for tHICCUP OFF (2.4ms), and then attempt to recover automatically for tHICCUP ON (1.2ms). Upon completion of the soft-start sequence, if the fault condition is removed, the converter will resume normal operation; otherwise, such cycle for auto-recovery will be repeated until the fault condition is cleared. Hiccup mode allows the circuit to operate safely with low input current and power dissipation, and then resume normal operation as soon as the over-load or short-circuit condition is removed. A short circuit protection and recovery profile is shown below.





Thermal Shutdown

The RT5751C/D includes an over-temperature protection (OTP) circuitry to prevent overheating due to excessive power dissipation. The OTP will shut down operation when junction temperature switching exceeds a thermal shutdown threshold (TSD). Once the junction temperature cools down by a thermal shutdown hysteresis (ΔT_{SD}), the IC will resume normal operation with a complete soft-start.

Note that the over-temperature protection is intended to protect the device during momentary overload conditions. The protection is activated outside of the absolute maximum range of operation as a secondary fail-safe and therefore should not be relied upon Continuous operationally. operation above the specified absolute maximum operating iunction temperature may impair device reliability or permanently damage the device.

Negative Overcurrent Limit (RT5751D)

The RT5751D is the part forced to PWM and allows negative current operation. In case of PWM operation, high negative current may be generated as an external power source tied to output terminal unexpectedly. To prevent the risk described above, the internal circuit monitors negative current in each on-time interval of low-side MOSFET and compares it with NOC threshold. Once the negative current exceeds the NOC threshold, the low-side MOSFET is turned off immediately, and then the high-side MOSFET will be turned on to discharge the energy of output inductor. This behavior

Copyright © 2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. www.richtek.com DS5751C/D-00 December





can keep the valley of negative current at NOC threshold to protect low-side MOSFET. However, the negative current cannot be limited at NOC threshold anymore since minimum off-time is reached.



Absolute Maximum Ratings (Note 1)

Supply Input Voltage, VIN	–0.3V to 6.5V
Switch Voltage, SW	–0.3V to 6.5V
< 50ns	–2.5V to 9V
Other Pins	–0.3V to 6.5V
 Power Dissipation, PD @ TA = 25°C 	
WDFN-6L 2x2	1.74W
TSOT-23-5	1.26W
TSOT-23-6	1.35W
Lead Temperature (Soldering, 10 sec.)	260°C
Junction Temperature	150°C
Storage Temperature Range	–65°C to 150°C

ESD Ratings

ESD Susceptibility	(Note 2)	
HBM (Human Body I	odel) 2k	٢V

Recommended Operating Conditions (Note 3)

٠	Supply Input Voltage	2.8V to 6V
•	Output Voltage	0.6V to VIN
•	Junction Temperature Range	–40°C to 125°C

Thermal Information (Note 4 and Note 5)

	Thermal Parameter	WDFN-6L 2x2	TSOT-23-5	TSOT-23-6	Unit
θја	Junction-to-ambient thermal resistance (JEDEC standard)	47.5	230.6	197.6	°C/W
θJC(Top)	Junction-to-case (top) thermal resistance	11.5	21.8	18.9	°C/W
θ JC(Bottom)	Junction-to-case (bottom) thermal resistance	7.8	19.7	25	°C/W
θЈΑ(ΕVΒ)	Junction-to-ambient thermal resistance (specific EVB)	57.4	79.1	74	°C/W
ΨJC(Top)	Junction-to-top characterization parameter	9.1	7.1	10.7	°C/W

Electrical Characteristics

(V_{IN} = 3.6V, T_A = 25^{\circ}C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Supply Voltage	•					
VIN Supply Input Operating Voltage	VIN		2.5		6	V
Undervoltage Lockout Threshold	Vuvlo	V _{IN} rising	2.15	2.3	2.47	V
Undervoltage Lockout Threshold Hysteresis	ΔΫυνίο			300		mV
Shutdown Current	ISHDN	$V_{EN} = 0V$		0.3	1	μA
Quiescent Current (RT5751C)				25	35	Δ
Quiescent Current (RT5751D)	IQ	Ven = 2V, Vfb = 0.63V		300		μA
Soft-Start						
Soft-Start Time	tss	10%Vout to 90%Vout		0.6		ms
Enable Voltage	_			-		-
Enable Voltage Threshold	Ven_h	EN high-level input voltage	0.6	0.82	0.95	v
Linable voltage intestiold	Ven_l	EN low-level input voltage	0.5	0.76	0.9	v
Feedback Voltage and Discharge	e Resistance					
Feedback Threshold Voltage	Vfb		594	600	606	mV
Feedback Input Current	Ifb	$VFB = 0.6V, TA = 25^{\circ}C$	-0.1	0	0.1	μA
Internal MOSFET						
High-Side On-Resistance	RDS(ON)_H			120		
Low-Side On-Resistance	RDS(ON)_L			80		mΩ
Current Limit					L	
High-Side Switch Current Limit	Іцім_н		2.6	3.4	4.15	
Low-Side Switch Valley Current Limit	ILIM_L		1.85	2.3	2.75	А
Low-Side Switch Negative Valley Current Limit	ILIM_NL			1.5		
Switching Frequency						
Switching Frequency	fsw			1.5		MHz
On-Time Timer Control						
Minimum Off-Time	toff_min			80		ns
Hiccup-Mode Output Undervolta	ge Protectio	n		I	L	I
UVP Trip Threshold	VUVP	Hiccup detect		50		%
Thermal Shutdown	I	<u> </u>	I	I	I	I
Thermal Shutdown Threshold	TSD			150		
Thermal Shutdown Hysteresis	ΔTsd			30		°C

RICHTEK

Parameter	Symbol	Test Conditions	Min	Тур	Мах	Unit
Power Good		·				
Power Good High Threshold	Vth_pglh	VFB rising, PGOOD goes high		90		%
Power Good High Hysteresis	ΔVTH_PGLH	VFB falling, PGOOD goes low		5		%
Power Good Falling Delay Time				60		μS
Output Discharge Resistor						
Output Discharge Resistor				150		Ω

Note 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Note 2. Devices are ESD sensitive. Handling precautions are recommended.

Note 3. The device is not guaranteed to function outside its operating conditions.

Note 4. θ_{JA} and θ_{JC} are measured or simulated at TA = 25°C based on the JEDEC 51-7 standard.

Note 5. $\theta_{JA(EVB)}$ and $\Psi_{JC(TOP)}$ are measured on a high effective-thermal-conductivity four-layer test board which is in size of 70mm x 50mm; furthermore, all layers with 1 oz. Cu. Thermal resistance/parameter values may vary depending on the PCB material, layout, and test environmental conditions.

Typical Application Circuit




Table 2. Suggested Component Values


Vout (V)	R _{FB1} (kΩ)	R ғв2 (kΩ)	L (μ H)	CFF (pF)
3.3	45	10	1.5	
1.8	20	10	1.5	
1.5	15	10	1.5	
1.2	10	10	1.5	
1.05	7.5	10	1.5	
1	6.65	10	1.5	

Component	Description	Vendor P/N
Cin	10µF, 6.3V, X5R, 0603	0603X106M6R3 (WALSIN) GRM188R60J106ME84 (MURATA)
*Соит	10µF, 6.3V, X5R, 0603	0603X106M6R3 (WALSIN) GRM188R60J106ME84 (MURATA)
L	1.5µH	DFE252010F-1R5 (MURATA) HMLQ25201B-1R5MSR (CYNTEC)


*Cout: Considering the effective capacitance de-rated with biased voltage level and size, the Cout component needs to satisfy the effective capacitance at least 4μ F for Vout = 3.3V and 7μ F for Vout < 3.3V for stable and normal operation.








Copyright © 2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. www.richtek.com DS5751C/D-00 December





Copyright © 2022 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation. DS5751C/D-00 December 2022 www.richtek.




Copyright © 2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. www.richtek.com DS5751C/D-00 December












Time (10µs/Div)



Load Transient Response





Time (10µs/Div)




Copyright © 2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.










Power On from EN









Copyright © 2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. www.richtek.com DS5751C/D-00 December

Richtek's component specification does not include the following information in the Application Information section. Thereby no warranty is given regarding its validity and accuracy. Customers should take responsibility to verify their own designs and to ensure the functional suitability of their components and systems.

The output stage of a synchronous buck converter is composed of an inductor and capacitor, which store and deliver energy to the load, and form a second-order low-pass filter to smooth out the switch node voltage to maintain a regulated output voltage.

Inductor Selection

The inductor selection are trade-offs among size, cost, efficiency, and transient response requirements. Generally, three key inductor parameters are specified for operation with the device: inductance value (L), inductor saturation current (ISAT), and DC resistance (DCR).

A good compromise between size and loss is to choose the peak-to-peak ripple current equal to 20% to 50% of the IC rated current. The switching frequency, input voltage, output voltage, and selected inductor ripple current determine the inductor value as follows:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times \Delta I_L}$$

Once an inductor value is chosen, the ripple current (Δ IL) is calculated to determine the required peak inductor current.

$$\Delta I_{L} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times L} \text{ and } I_{L(PEAK)} = I_{OUT(MAX)} + \frac{\Delta I_{L}}{2}$$

IL(PEAK) should not exceed the minimum value of IC's upper current-limit level. Besides, the current flowing through the inductor is the inductor ripple current plus the output current. During power-up, faults or transient load conditions, the inductor current can increase above the calculated peak inductor current level. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current.

Considering the Typical Application Circuit for 1V output at 1.5A and an input voltage of 5V, using an inductor ripple of 0.35A (35% of the IC rated current), the calculated inductance value is:

$$L = \frac{1 \times (5 - 1)}{5 \times 1.5 MHz \times 0.35 A} = 1.52 \mu H$$

For the typical application, a standard inductance value of 1.5μ H can be selected.

$$\Delta I_L = \frac{1 \times (5 - 1)}{5 \times 1.5 \text{MHz} \times 1.5 \mu \text{H}} = 0.36 \text{A} (36\% \text{ of the IC rated current})$$

and $I_{L(PEAK)} = 1.5A + \frac{0.36A}{2} = 1.68A$

For the 1.5μ H value, the inductor's saturation and thermal rating should exceed at least 1.68A. To be more conservative, the rating for inductor saturation current must be equal to or greater than switch current limit of the device rather than the inductor peak current. For EMI sensitive application, choosing shielding type

For EMI sensitive application, choosing shielding type inductor is preferred.

Input Capacitor Selection

Input capacitance, CIN, is needed to filter the pulsating current at the drain of the high-side power MOSFET. CIN should be sized to do this without causing a large variation in input voltage. The waveform of CIN ripple voltage and ripple current are shown in Figure 4. The peak-to-peak voltage ripple on input capacitor can be estimated as the equation below:

$$\Delta V_{CIN} = D \times I_{OUT} \times \left(\frac{1 - D}{C_{IN} \times f_{SW}}\right) + I_{OUT} \times ESR$$

Where

$$\mathsf{D} = \frac{\mathsf{V}_{\mathsf{OUT}}}{\mathsf{V}_{\mathsf{IN}} \times \eta}$$

For ceramic capacitors, the equivalent series resistance (ESR) is very low, the ripple caused by ESR

RICHTEK

can be ignored, and the minimum input capacitance can be estimated as the equation below:

$$C_{\text{IN}_{\text{MIN}}} = I_{\text{OUT}_{\text{MAX}}} \times \frac{D(1-D)}{\Delta V_{\text{CIN}_{\text{MAX}}} \times f_{\text{SW}}}$$

Where $\Delta V_{CIN_MAX} \le 100 mV$




Figure 4. CIN Ripple Voltage and Ripple Current

In addition, the input capacitor needs to have a very low ESR and must be rated to handle the worst-case RMS input current of:

$$I_{RMS} \cong I_{OUT_MAX} \times \frac{V_{OUT}}{V_{IN}} \times \sqrt{\frac{V_{IN}}{V_{OUT}} - 1}$$

It is common to use the worst IRMS \cong IOUT/2 at VIN = 2VOUT for design. Note that ripple current ratings from capacitor manufacturers are often based on only 2000 hours of life, which makes it advisable to further de-rate the capacitor, or choose a capacitor rated at a higher temperature than required.

Several capacitors may also be paralleled to meet size, height and thermal requirements in the design. For low input voltage applications, sufficient bulk input capacitance is needed to minimize transient effects during output load changes.

Ceramic capacitors are ideal for switching regulator applications due to its small, robust and very low ESR. However, care must be taken when these capacitors are used at the input. A ceramic input capacitor combined with trace or cable inductance forms a high quality (under damped) tank circuit. If the RT5751C/D circuit is plugged into a live supply, the input voltage can ring to twice of its nominal value, possibly exceeding the device's rating. This situation is easily avoided by placing the low ESR ceramic input capacitor in parallel with a bulk capacitor with higher ESR to damp the voltage ringing. The input capacitor should be placed as close as possible to the VIN pins, with a low inductance connection to the GND of the IC. In addition to a larger bulk capacitor, a small ceramic capacitors of 0.1μ F should be placed close to the VIN and GND pin. This capacitor should be 0402 or 0603 in size.

Output Capacitor Selection

The RT5751C/D are optimized for ceramic output capacitors, and the best performance will be obtained using them. The total output capacitance value is usually determined by the desired output voltage ripple level and transient response requirements for sag (undershoot on load apply) and soar (overshoot on load release).

Output Ripple

The output voltage ripple at the switching frequency is a function of the inductor current ripple going through the output capacitor's impedance. To derive the output voltage ripple, the output capacitor with capacitance, COUT, and its equivalent series resistance, RESR, must be taken into consideration. The output peak-to-peak ripple voltage VRIPPLE, caused by the inductor current ripple Δ IL, is characterized by two components, ESR ripple VRIPPLE(ESR) and capacitive ripple VRIPPLE(C), expressed as below:

 $V_{RIPPLE} = V_{RIPPLE(ESR)} + V_{RIPPLE(C)}$ $V_{RIPPLE(ESR)} = \Delta I_L \times R_{ESR}$ $V_{RIPPLE(C)} = \frac{\Delta I_L}{8 \times C_{OUT} \times f_{SW}}$

If ceramic capacitors are used as the output capacitors, both the components need to be considered due to the extremely low ESR and relatively small capacitance.

For the RT5751C/D's Typical Application Circuit with output voltage of 1V, and actual inductor current ripple (Δ IL) of 0.36A, taking a 10µF ceramic capacitors of GRM188R60J106ME84 from Murata as an example, the output ripple of the output capacitor is shown as below:

The ripple caused by the ESR of about $5m\Omega$ can be calculated as:

 $V_{\text{RIPPLE(ESR)}} = 0.36A \times 5m\Omega = 1.8mV$

Due to DC bias capacitance degrading, the effective capacitance at output voltage of 1V is about 8μ F.

 Copyright © 2022 Richtek Technology Corporation. All rights reserved.
 RICHTEK is a registered trademark of Richtek Technology Corporation.

 www.richtek.com
 DS5751C/D-00
 December
 2022

 20
 20
 20
 20

RT5751C/D

 $V_{\text{RIPPLE}(C)} = \frac{0.36\text{A}}{8 \times 8 \mu F \times 1.5 \text{MHz}} = 3.75 \text{mV}$ $V_{\text{RIPPLE}} = 1.8 \text{mV} + 3.75 \text{mV} = 5.55 \text{mV}$

Output Transient Undershoot and Overshoot

In addition to voltage ripple at the switching frequency, the output capacitor and its ESR also affect the voltage sag (undershoot) and soar (overshoot) when the load steps up and down abruptly. The ACOT[®] transient response is very quick and output transients are usually small. The following sections show how to calculate the worst-case voltage swings in response to very fast load steps.

The output voltage transient undershoot and overshoot each have two components: the voltage steps caused by the output capacitor's ESR, and the voltage sag and soar due to the finite output capacitance and the inductor current slew rate. Use the following formulas to check if the ESR is low enough (typically not a problem with ceramic capacitors) and the output capacitance is large enough to prevent excessive sag and soar on very fast load step edges, with the chosen inductor value.

The amplitude of the ESR step up or down is a function of the load step and the ESR of the output capacitor:

$V_{\text{ESR}}_\text{STEP} = \Delta I_{\text{OUT}} \text{ x Resr}$

The amplitude of the capacitive sag is a function of the load step, the output capacitor value, the inductor value, the input-to-output voltage differential, and the maximum duty cycle. The maximum duty cycle during a fast transient is a function of the on-time and the minimum off-time since the ACOT[®] control scheme will ramp the current using on-times spaced apart with minimum off-times, which is as fast as allowed. Calculate the approximate on-time (neglecting parasites) and maximum duty cycle for a given input and output voltage as:

$$t_{ON} = \frac{V_{OUT}}{V_{IN} \times f_{SW}} \text{ and } D_{MAX} = \frac{t_{ON}}{t_{ON} + t_{OFF}MIN}$$

The actual on-time will be slightly longer as the IC compensates for voltage drops in the circuit, but we can ignore both of these since the on-time increase compensates for the voltage losses. Calculate the output voltage sag as:

$$V_{SAG} = \frac{L \times (\Delta I_{OUT})^2}{2 \times C_{OUT} \times (V_{IN(MIN)} \times D_{MAX} - V_{OUT})}$$

The amplitude of the capacitive soar is a function of the load step, the output capacitor value, the inductor value and the output voltage:

$$V_{\text{SOAR}} = \frac{L \times (\Delta I_{\text{OUT}})^2}{2 \times C_{\text{OUT}} \times V_{\text{OUT}}}$$

Since some modern digital loads can exhibit nearly instantaneous load changes, the amplitude of the ESR step up or down should be taken into consideration.

Output Voltage Setting

Set the desired output voltage using a resistive divider from the output to ground with the midpoint connected to FB, as shown in Figure 5. The output voltage is set according to the following equation:

 $V_{OUT} = 0.6V x (1 + R_{FB1}/R_{FB2})$




Figure 5. Output Voltage Setting

Place the FB resistors within 5mm of the FB pin. For output voltage accuracy, use divider resistors with 1% or better tolerance.

EN Pin for Start-Up and Shutdown Operation

For automatic start-up, the EN pin can be connected to the input supply VIN directly. The large built-in hysteresis band makes the EN pin useful for simple delay and timing circuits. The EN pin can be externally connected to VIN by adding a resistor REN and a capacitor CEN, as shown in Figure 6, to have an additional delay. The time delay can be calculated with the EN's internal threshold, at which switching operation begins (typically 0.82V).

An external MOSFET can be added for the EN pin to be logic-controlled, as shown in Figure 7. In this case, a pull-up resistor, REN, is connected between VIN and the EN pin. The MOSFET Q1 will be under logic control



to pull down the EN pin. To prevent the device from being enabled when VIN is smaller than the VOUT target level or some other desired voltage level, a resistive divider (REN1 and REN2) can be used to externally set the input undervoltage lockout threshold, as shown in Figure 8.




Figure 6. Enable Timing Control






Figure 7. Logic Control for the EN Pin





Power-Good Output

The PGOOD pin is an open-drain power-good indication output and is to be connected to an external voltage source through a pull-up resistor.

The external voltage source can be an external voltage supply below 6V, Vcc or the output of the RT5751C/D if the output voltage is regulated under 6V. It is recommended to connect a $100k\Omega$ pull-up resistor between external voltage source to PGOOD pin.

Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature T_J(MAX), listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

$PD(MAX) = (TJ(MAX) - TA)/\theta JA$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient

thermal resistance, θ_{JA} , is highly package dependent. For a WDFN-6L 2x2 package, the thermal resistance, θ_{JA} , is 57.4°C/W on a high effective-thermal-conductivity four-layer test board. For a TSOT-23-5 package, the thermal resistance, θ_{JA} , is 79.1°C/W on a high effective-thermal-conductivity four-layer test board. For a TSOT-23-6 package, the thermal resistance, θ_{JA} , is 74°C/W on a high effective-thermal-conductivity four-layer test board. The maximum power dissipation at TA = 25°C can be calculated as below:

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C)/(57.4^{\circ}C/W) = 1.74W$ for a WDFN-6L 2x2 package.

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C)/(79.1^{\circ}C/W) = 1.26W$ for a TSOT-23-5 package.

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C)/(74^{\circ}C/W) = 1.35W$ for a TSOT-23-6 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed T_J(MAX) and the thermal resistance, θ_{JA} . The derating curves in Figure 9 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 9. Derating Curve of Maximum Power Dissipation

Layout Considerations

Follow the PCB layout guidelines for optimal performance of the device.

- Keep the high-current paths short, especially at the ground terminals. This practice is essential for stable, jitter-free operation. The high current path comprising of input capacitor, high-side FET, inductor, and the output capacitor should be as short as possible. This practice is essential for high efficiency.
- Place the input MLCC capacitors as close to the VIN and GND pins as possible. The major MLCC capacitors should be placed on the same layer as the RT5751C/D.
- SW node is with high frequency voltage swing and should be kept at small area. Keep analog components away from the SW node to prevent stray capacitive noise pickup.
- Connect feedback network behind the output capacitors. Place the feedback components next to the FB pin.
- For better thermal performance, to design a wide and thick plane for GND pin or to add a lot of vias to GND plane.

Examples of PCB layout guides are shown in Figure 10 and Figure 11.








Figure 11. TSOT-23-6 Layout Guide

Outline Dimension






DETAIL A Pin #1 ID and Tie Bar Mark Options

Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Symbol	Dimensions I	n Millimeters	Dimensions In Inches		
	Min	Max	Min	Мах	
А	0.700	0.800	0.028	0.031	
A1	0.000	0.050	0.000	0.002	
A3	0.175	0.250	0.007	0.010	
b	0.200	0.350	0.008	0.014	
D	1.950	2.050	0.077	0.081	
D2	1.000	1.450	0.039	0.057	
E	1.950	2.050	0.077	0.081	
E2	0.500	0.850	0.020	0.033	
е	0.650		0.0)26	
L	0.300	0.400	0.012	0.016	


W-Type 6L DFN 2x2 Package





Symbol	Dimensions	n Millimeters	Dimension	s In Inches
Symbol	Min	Мах	Min	Max
A	0.700	1.000	0.028	0.039
A1	0.000	0.100	0.000	0.004
В	1.397	1.803	0.055	0.071
b	0.300	0.559	0.012	0.022
С	2.591	3.000	0.102	0.118
D	2.692	3.099	0.106	0.122
е	0.838	1.041	0.033	0.041
Н	0.080	0.254	0.003	0.010
L	0.300	0.610	0.012	0.024

TSOT-23-5 Surface Mount Package




Cumb ol	Dimensions I	n Millimeters	Dimension	s In Inches
Symbol	Min	Max	Min	Max
А	0.700	1.000	0.028	0.039
A1	0.000	0.100	0.000	0.004
В	1.397	1.803	0.055	0.071
b	0.300	0.559	0.012	0.022
С	2.591	3.000	0.102	0.118
D	2.692	3.099	0.106	0.122
е	0.838	1.041	0.033	0.041
Н	0.080	0.254	0.003	0.010
L	0.300	0.610	0.012	0.024

TSOT-23-6 Surface Mount Package




Footprint Information


RT5751C/D



Pookogo	Number of		Footprint Dimension (mm)							Toloropoo
Package	Pin	Р	А	В	С	D	Sx	Sy	М	Tolerance
V/W/U/XDFN2*2-6	6	0.65	2.80	1.20	0.80	0.35	1.40	0.80	1.65	±0.05



Deekege	Number		Footprint Dimension (mm)						
Package	of Pin	P1	P2	А	В	С	D	М	Tolerance
TSOT-25/TSOT-25(FC)/SOT-25	5	0.95	1.90	3.60	1.60	1.00	0.70	2.60	±0.10




Daskage	Number of	Footprint Dimension (mm)					Tolerance	
Package	Pin	P1	А	В	С	D	М	TOIETATICE
TSOT-26/TSOT-26(FC)/SOT-26/SOT-26(COL)	6	0.95	3.60	1.60	1.00	0.70	2.60	±0.10

Copyright © 2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. DS5751C/D-00 December 2022 www.richtek.com




Packing Information

Tape and Reel Data (QFN/DFN 2x2)



► Package	Tape Size	Pocket Pitch	Reel Si	ze (A)	Units	Trailer	Leader	Reel Width (W2)
Type	(W1) (mm)	(P) (mm)	(mm)	(in)	per Reel	(mm)	(mm)	Min./Max. (mm)
QFN/DFN 2x2	8	4	180	7	3,000	160	600	8.4/9.9




C, D and K are determined by component size. The clearance between the components and the cavity is as follows:

- For 12mm carrier tape: 0.5mm max.


Tape Size	W1	F	C	E	3	F	-	Ø	IJ	Н
Tape Size	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.
8mm	8.3mm	3.9mm	4.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	0.6mm



Tape and Reel Data (TSOP-23-6)



Package Type	Tape Size (W1) (mm)	Pocket Pitch (P) (mm)	Reel Si	ze (A) (in)	Units per Reel	Trailer (mm)	Leader (mm)	Reel Width (W2) Min./Max. (mm)
SOT/TSOT-2 3-6	8	4	180	7	3,000	160	600	8.4/9.9




C, D and K are determined by component size. The clearance between the components and the cavity is as follows:

- For 8mm carrier tape: 0.5mm max.


Tape Size	W1	F	D	E	3	F	-	Ø	IJ	Н
Tape Size	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.
8mm	8.3mm	3.9mm	4.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	0.6mm



Tape and Reel Data (TSOP-23-5)



Package Type	Tape Size	Pocket Pitch	Reel S	ize (A)	Units	Trailer	Leader	Reel Width (W2)
	(W1) (mm)	(P) (mm)	(mm)	(in)	per Reel	(mm)	(mm)	Min./Max. (mm)
SOT/TSOT-23-5	8	4	180	7	3,000	160	600	8.4/9.9



C, D and K are determined by component size. The clearance between the components and the cavity is as follows:

- For 8mm carrier tape: 0.5mm max.

Tape Size	W1	F	c	E	3	F	=	Ø	Ŋ	Н
Tape Size	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.
8mm	8.3mm	3.9mm	4.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	0.6mm



Tape and Reel Packing (QFN & DFN 2x2)

Step	Photo/Description	Step	Photo/Description
1	Reel 7"	4	A reads par inpar box Box A
	Keel / "		3 reels per inner box Box A
2		5	
	HIC & Desiccant (1 Unit) inside		12 inner boxes per outer box
3		6	RICHTEK Training Barrie Barrie
	Caution label is on backside of Al bag		Outer box Carton A

Container	R	eel		Box			Carton			
Package	Size	Units	Item	Size(cm)	Reels	Units	Item	Size(cm)	Boxes	Unit
	7"	0.000	Box A	18.3*18.3*8.0	3	9,000	Carton A	38.3*27.2*38.3	12	108,000
QFN & DFN 2x2	1	3,000	Box E	18.6*18.6*3.5	1	3,000		For Combined or L	Jn-full Reel.	

Tape and Reel Packing (TSOT-23-6)

Step	Photo/Description	Step	Photo/Description
1	Reel 7"	4	3 reels per inner box Box A
2	HIC & Desiccant (1 Unit) inside	5	12 inner boxes per outer box
3	Caution label is on backside of Al bag	6	Outer box Carton A

Container	Reel			Box			Carton			
Package	Size	Units	Item	Size(cm)	Reels	Units	Item	Size(cm)	Boxes	Unit
007/7007 00 0	-7"	0.000	Box A	18.3*18.3*8.0	3	9,000	Carton A	38.3*27.2*38.3	12	108,000
SOT/TSOT-23-6	1	3,000	Box E	18.6*18.6*3.5	1	3,000		For Combined or U	Jn-full Reel.	



Tape and Reel Packing (TSOT-23-5)

Step	Photo/Description	Step	Photo/Description
1		4	
	Reel 7"		3 reels per inner box Box A
2		5	
	HIC & Desiccant (1 Unit) inside		12 inner boxes per outer box
3		6	RCHTEK MYANDE REALTER
	Caution label is on backside of Al bag		Outer box Carton A

Container	Reel			Box			Carton			
Package	Size	Units	Item	Size(cm)	Reels	Units	Item	Size(cm)	Boxes	Unit
COT/TOOT 00 5	7"	2 000	Box A	18.3*18.3*8.0	3	9,000	Carton A	38.3*27.2*38.3	12	108,000
SOT/TSOT-23-5	'	3,000	Box E	18.6*18.6*3.5	1	3,000		For Combined or L	Jn-full Reel.	



Packing Material Anti-ESD Property

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
Ω/cm^2	10 ⁴ ~ 10 ¹¹					

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City

Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.



Datasheet Revision History

Version	Date	Description	ltem
00	2022/12/16	Final	