

36V Buck Controller with I²C Interface for USB-PD

General Description

The RT6191A is a Buck controller designed for USB power delivery (USB PD). It operates with wide input voltage range from 4.5V to 36V, and the output voltage is programmable from 3V to 36V. The RT6191A implements peak current mode control mechanism with the programmable constant voltage (CV) and constant current (CC) output to support USB-PD 3.0 SPR mode and 28V of USB-PD 3.1 EPR mode. It also has built-in charge pumps for driving external low-cost N-MOSFETs to control the power path. With an I²C compatible interface, the RT6191A supports many programmable functions including CV/CC output, switching frequency, and cable voltage drop compensation. Moreover, the RT6191A integrates full protections including input UVLO, over/under-voltage protection, cycle-by-cycle current limit, short protection, and over-temperature protection. The RT6191A is available in a WQFN-40L 5x5 package.


Applications

- Monitor
- USB Power Delivery
- Power Bank

Features

- Support USB-PD 3.0 SPR Mode and 28V of USB-PD 3.1 EPR Mode
- Integrated Buck Controller:
 - ▶ Wide Input Voltage Range: 4.5V to 36V
 - ▶ Wide Output Voltage Range: 3V to 36V
 - ► Peak Current Mode Control
 - Programmable Switching Frequency (250kHz to 1MHz)
 - ► Power Saving Mode Enables Higher Light Load Efficiency
- AnyPowerTM for Constant Voltage (12.5mV/step, Typ.) and Constant Current (in 9-Bit Resolution) Output Settings
- Embedded 2nd OCP Function
- Bypass Mode
- I²C Compatible Interface
- Adjustable Soft-Start Time
- Programmable Cable Voltage Drop Compensation
- Built-in Bleeders for Quick VBUS Discharge
- Power Good Indicator
- Full Protection with UVLO, OVP, UVP, OCP, Cycleby-Cycle Current Limit and OTP
- WQFN-40L 5x5 Package

Simplified Application Circuit




Copyright © 2022 Richtek Technology Corporation. All rights reserved.

RICHTEK

is a registered trademark of Richtek Technology Corporation.



Ordering Information



Note:

Richtek products are:

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.

Marking Information





RT6191AGQW: Product Code YMDNN: Date Code


RT6191AHGQW



RT6191AHGQW: Product Code YMDNN: Date Code

Pin Configuration

(TOP VIEW)



WQFN-40L 5x5



DS6191A-00 December 2022

Functional Pin Description

Pin No.	Pin Name	Pin Function
1	VDDP	Bias voltage input pin for internal gate drivers. It is recommended to connect an external 4.7 μF capacitor from this pin to GND.
2	LDRV1	Buck mode low-side gate driver output for Q2. Connect to gate of low-side N-MOSFET Q2.
3, 39, 41 (Exposed Pad)	GND	Ground. Exposed pad. The exposed pad must be soldered to a large PCB copper area for maximum power dissipation.
4	BOOT1	Buck mode bootstrap supply for high-side N-MOSFET Q1. It is recommended to connect a $0.1\mu F$ capacitor from this pin to SW1 pin. The bootstrap diode is integrated internally between VDDP pin and this pin.
5	HDRV1	Buck mode high-side gate driver output for Q1. Connect to gate of high-side N-MOSFET Q1.
6	SW1	Buck mode switch node. Connect to power inductor.
7	VIN	Supply voltage input. Input peak current sense positive input. Connect to the current sense resistor R29 for input peak current sense.
8	PSINN	Input peak current sense negative input. Connect to the current sense resistor R29 for input peak current sense.
9	CSINN	Current sense negative input for input constant current control. Connect to the current sense resistor R29 directly. It is recommended to use $10m\Omega$ for the current sense resistor R29.
10	CSINP	Current sense positive input for input constant current control. Connect to the current sense resistor R29 directly. It is recommended to use $10m\Omega$ for the current sense resistor R29.
11	EN	Enable control input. A logic-high enables the converter; a logic-low forces the device into shutdown mode. "Do Not" leave this pin floating.
12, 26, 36, 37, 38, 40	NC	No internal connection. Please keep these pins floating.
13	SCL	Clock input for I^2C interface. Connect this pin to AGND if I^2C interface is not used. "Do Not" leave this pin floating.
14	SDA	Data line for I^2C interface. Connect this pin to AGND if I^2C interface is not used. "Do Not" leave this pin floating.
15	ALERT	Active low open-drain output. Connect this pin to 1.8V or 3.3V for normal operation. It will be pulled low if this chip is under the conditions of protection, EN shutdown, or after the end of soft-start.
16	ADDRESS	I ² C slave address selection pin. Connect this pin to VDD to select 0x2D, and connect this pin to AGND to select 0x2C.
17	ss	Soft-start time control pin. Connect a capacitor between this pin and AGND to set the soft-start time.
18	COMPV	Constant voltage (CV) loop compensation. Connect an external RC network from this pin to AGND for CV loop compensation. "Do Not" leave this pin floating.
19	СОМРІ	Constant current (CC) loop compensation. Connect an external RC network from this pin to AGND for CC loop compensation. "Do Not" leave this pin floating.


Copyright © 2022 Richtek Technology Corporation. All rights reserved.



Pin No.	Pin Name	Pin Function
20	IC	Internal connection. Connect this pin to AGND.
21	AGND	Analog ground.
22	TSEN	Thermal sense input. This pin is used for external over-temperature protection via an external NTC network circuit. Connect this pin to VDD if thermal sense function is not used. "Do Not" leave this pin floating.
23	VDD	Internal LDO output. It is recommended to connect an external $4.7\mu F$ capacitor from this pin to GND. This pin is also used for internal analog circuit.
24	VBYP	Optional supply input from external 5V. Connect to external 5V voltage for VDD to increase converter efficiency.
25	PGOOD	Power good indicator open-drain output. This pin is pulled high when the output voltage is within the target range. It will be pulled to ground if this chip is under the conditions of protection, EN shutdown, or during soft-start.
27	VBUSA	Voltage sense input for monitoring VBUSA OVP and UVP.
28	GPA	Charge-pump gate driver output for VBUSA. This pin drives external power N-MOSFETs to turn on or off the power path between Vout and VVBUSA.
29	VBUSC	Voltage sense input for monitoring VBUSC OVP and UVP.
30	GPC	Charge-pump gate driver output for VBUSC. This pin drives external power N-MOSFETs to turn on or off the power path between Vout and Vvbusc.
31	DIS	Input pin for output discharge. Connect an external resistor between this pin and converter output to discharge energy of output capacitors through internal pull-low N-MOSFET.
32	CSOUTN	Current sense negative input for output constant current control. Connect to the current sense resistor R30 directly. It is recommended to use $10m\Omega$ for the current sense resistor R30.
33	CSOUTP	Current sense positive input for output constant current control. Connect to the current sense resistor R30 directly. It is recommended to use $10m\Omega$ for the current sense resistor R30.
34	PSOUTN	Voltage sense input for internal constant current control loop.
35	VOUT	Voltage sense input for monitoring VOUT OVP and UVP.



Functional Block Diagram





Operation

The RT6191A is a Buck controller to support USB-PD 3.0 SPR mode and 28V of USB-PD 3.1 EPR mode. The input voltage range is from 4.5V to 36V, and the output range is from 3V to 36V. The RT6191A utilizes peak current mode control to obtain fixed switching frequency from 250kHz to 1MHz. This control topology is also used for constant voltage (AnyVoltTM) regulation and constant current (AnyCurrentTM) regulation. The RT6191A also provides DVS function to set the output voltage dynamically with different rising and falling slew rates. By status change detecting function, the host can quickly and easily understand what types of warning or fault events occur from the external ALERT pin of RT6191A.

The RT6191A integrates an internal gate driver to control external power path MOSFETs for USB-C and USB-A (1C1A) VBUS terminals when Vout = 5V. The RT6191A also provides the flexibility for using N-MOSFETs or P-MOSFETs as external power path MOSFETs. With the cable voltage drop compensation function, the output voltage can be adjusted in heavy load condition for different equivalent series resistance (ESR) of USB cables.

The RT6191A implements full protections including input under-voltage lockout (UVLO), input and output over/under-voltage protection (OVP/UVP), output overcurrent protection (OCP), input cycle-by-cycle peak/average current limit and OTP. It is recommended to use $10m\Omega/1206$ with 1W power dissipation as current sense resister for over-current condition.

UVLO, Enable Control and Soft-Start

The RT6191A implements under-voltage lockout (UVLO) protection to prevent insufficient input voltage by monitoring VIN, VDD and VDDP pins. When the input voltage of these pins are lower than UVLO threshold, the IC stops switching and resets all digital functions.

The RT6191A provides an EN pin to enable or disable the device externally. When EN pin voltage falls below a logic-low threshold voltage (VENL), the RT6191A will enter to shutdown mode and reset all digital functions even if the input voltage of relative pins are above each

UVLO threshold (VuyLo). In shutdown mode, the supply current can be reduced to ISHDN (typically 15µA). Once the EN pin voltage rises above a logic-high threshold voltage (VENH) and VIN is higher than its UVLO threshold, the VDD pin voltage will be regulated at 5V for internal digital circuits and VDDP for internal MOSFET gate drivers. After VDD and VDDP are higher than UVLO threshold voltage, the VOUT starts to ramp up with 50µs (typ.) delay time. In addition, EN pin can be connected to VIN pin directly to save power rail of system for normal operation.

The RT6191A provides adjustable soft-start function by connecting a capacitor from SS pin to AGND to prevent large inrush current during start-up. The soft-start time can be calculated by the equation below:

$$t_{SS}(ms) = \frac{C_{SS}(nF) \times 0.9V}{I_{SS}(\mu A)}$$

Figure 1 shows the start-up sequence with enable control by software. When VIN is above UVLO threshold voltage and EN is higher than a logic-high threshold voltage, the internal digital circuit will be enabled after VDD and VDDP rise above each UVLO threshold. If software EN (0x0E[7]) changes to "1", the VOUT starts to ramp up when SS voltage is higher than 0.7V. After SS voltage reaches to 2.3V, PGOOD will change to high level with 512µs (typ.) delay time.

For power-off condition, RT6191A can be disabled by internal software EN (0x0E[7]) and external EN pin. When RT6191A is disabled by software, the discharge resistor can be controlled to be on or off by register 0x0E[4]. Once the RT6191A is disabled by external EN pin, the output voltage will ramp down with default discharge resistor on. In both software and hardware disabled operation, PGOOD will go low after 16µs (typ.) delay time after SS pin voltage is pulled low by the internal discharging current. The power-off sequence is shown in Figure 2 and Figure 3.




Figure 1. Start-up Sequence by Software




Figure 2. Power-off Sequence by Software




Figure 3. Power-off Sequence by External EN Pin

Dynamic Voltage Scaling (DVS)

The RT6191A provides DVS function with wide voltage range for setting output voltage dynamically. Based on the voltage ratio setting of register 0x11[5], the output voltage can be set with different resolution by using register 0x01 and 0x02. The RT6191A also supports DVS rising and falling slew rate selection by using register 0x0D[6:3], the default factory setting of 0x0D[6:3] is "1111" for DVS rising and falling slew rate = Δ VOUT / 32 μ s.

The ALERT_PG bit, 0x1F[6], will change to "1" when the output voltage reaches to the target voltage, and then the external ALERT pin will go low immediately. The RT6191A also supports Mask function by register 0x21[6] to make the external ALERT pin not go low after DVS operation end. In addition, register 0x37[2] and 0x38[2] shows 275ms timeout indication if output voltage do not reach to target level within 275ms, and this mechanism also has Mask function by register 0x39[2].

AnyVoltTM Constant Voltage (CV) Regulation

The RT6191A utilizes peak current mode control topology as main control loop for output constant voltage (CV) regulation. The output voltage is used to compare with the internal reference voltage to obtain an error signal by sensing VOUT pin voltage. This error

Copyright © 2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



signal is externally compensated on COMPV pin to compare with the inductor current sensed on the output current sense resistor. As the signal relative inductor current falls below the compensated error signal, the HDRV1 will be turned on with a time interval to make inductor current ramp up. As the inductor current reaches to peak current threshold (0x09[5:0]), the HDRV1 is turned off and LDRV1 will be turned on until an internal oscillator initializes next switching cycle.

AnyCurrentTM Constant Current (CC) Regulation

The RT6191A also implements average current control loop by sensing the voltage across output current sense resistor R30 for output constant current (CC) regulation. The voltage across output current sense resistor is used to compare with the output CC level as register 0x03/0x04 to obtain an error signal, and then this error signal is externally compensated on COMPI pin. When the voltage across output current sense resistor is higher than output CC level, the COMPI pin voltage will fall below COMPV pin voltage to limit and keep the output current as output CC level. As the output current becomes higher than output CC level, RT6191A will limit the output current, and then the output voltage will be lower than regulation point until UVP happens. In addition, it is recommended to use $10m\Omega/1206$ with 1W power dissipation as current sense resister for correct operation.

Bypass Mode

RT6191A implements a Bypass mode operation to enhance system efficiency when the output voltage becomes very close to the input voltage. After setting the output voltage to be at least 0.3V higher than the input voltage, the RT6191A will enter the Bypass mode immediately, then external N-MOSFET Q1 is fully turned on and Q2 is fully turned off. In Bypass mode, the external ALERT pin can also be asserted if any status is changed or protection is triggered. When the output voltage is lower than the input voltage, the RT6191A will return to Buck mode automatically to maintain normal output voltage regulation. Therefore, the RT6191A is more flexible for system firmware design by operation mode transition between Buck and Bypass modes without setting any register through I²C

Mode Selection

The RT6191A provides operation mode selection for light load Power Saving Mode (PSM) and Forced-CCM Mode (FCCM) by using register 0x0D[7]. The default factory setting of operation mode is light load PSM.

Power Saving Mode

When 0x0D[7] = 0, RT6191A operates in PSM and automatically reduces switching frequency at light-load conditions to maintain high efficiency. The internal zero current detection (ZCD) circuitry will be enabled to sense the inductor current by utilizing RDS(ON) of the Q2 N-MOSFET in typical application circuit. As the inductor current drops to zero and becomes negative, both HDRV1 and LDRV1 are turned off with the output capacitor supplying the load current until the output voltage falls below the internal reference voltage. In reverse, when the output current increases from light load to heavy load, the switching frequency will increase to 250kHz (default factory setting) as the inductor current reaches the continuous conduction condition.

FCCM Mode

When 0x0D[7] = 1, the internal ZCD circuitry is disabled and the RT6191A operates in FCCM with typically 250kHz (default factory setting) at any load condition. This mode trades off reduced light load efficiency for low output voltage ripple, tight output voltage regulation, and constant switching frequency.

ADC Reporting

The RT6191A provides ADC function to report input/output voltage and current, VBUSC voltage and TSEN pin voltage by utilizing register 0x12 to 0x1B and 0x33 to 0x34 with 11-bit resolution. Register 0x10[1] and 0x32[1] are the enable control bits for ADC function, and 0x10[7:6] is the average times of ADC function. The default factory setting of 0x10 is 82h and 0x32 is 00h for ADC function default enable with average 8 times except VBUSC voltage reporting. Please see the I2C register map for detailed description of register 0x12 to 0x1B.



Power Path Control

The RT6191A integrates an internal gate driver to control external power path MOSFETs for USB-C and USB-A (1C1A) VBUS terminals when VBUS = 5V. The GPC/VBUSC pins are used for USB-C terminal, and GPA/VBUSA pins are used for USB-A terminal. Register 0x29[3:2] selects the external MOSFETs type of N-MOSFETs and P-MOSFETs for USB-C and USB-A terminals, and register 0x29[1:0] are the enable control bit for each power path MOSFETs. All power path MOSFETs will be turned off when protection happens with the default factory setting of register 0x29[7:4], and it can be set after internal digital circuit enabled for different applications. In addition, the default factory setting of register 0x29[1:0] is 00 for power path function not used.

Cable Voltage Drop Compensation

The RT6191A implements cable voltage drop compensation to adjust the output voltage in heavy load condition for different equivalent series resistance (ESR) of USB cables. Register 0x0E[2:0] can set different compensation, and the default factory setting of 0x0E[2:0] is 000 for cable voltage drop compensation function default disabled. Besides, this function is inactive when RT6191A operates in Bypass mode.

Power Good Indication

The RT6191A provides a power good indication with open-drain output capability to show the output voltage status. When output voltage is between 90% and 120% (typically OVP trip threshold of default factory setting) of reference voltage, the external PGOOD pin keeps as high level and internal PGOOD bit changes to "1" in register 0x1D[6] and 0x1F[6]. Register 0x1F[6] also shows the output voltage status for DVS operation, 0x1F[6] will change to "1" if the output voltage reaches to the target voltage whether in DVS up or down operation.

External Thermal Sense

The RT6191A provides an external thermal sense function to sense the temperature of external components such as inductor or MOSFETs by connecting a negative temperature coefficient (NTC)

thermistor from TSEN pin to AGND and a resistor from VDD to TSEN pin. Register 0x1A/0x1B can report the TSEN pin voltage from 0V to 2V with 1mV resolution while ADC function is enabled (0x10[1] = 1).

Spread-Spectrum Operation

Due to periodicity of the switching signals, the energy concentrates in one particular frequency and in its harmonics. These levels of energy will be radiated to induce potential EMI issues. The RT6191A provides spread-spectrum function by register 0x11[7] for simplifying in compliance with the CISPR and EMI requirements.

After the soft-start ends, the spread-spectrum can be enabled with a pseudo random sequence and used +8% spread of the switching frequency. This function is default disabled.

Timer1 and Watchdog Function

The RT6191A implements a Timer1 function to detect Host status if system hang occurs without any protection detected. Register 0x30[6:4] selects different Timer1 timeout, and the default factory setting value of 0x30[6:4] is 000 for Timer1 disabled. Timer1 will begin to count if 0x30[6:4] ≠ 000, and ALERT pin keeps high level if Timer1 is still counting. After Timer1 timeout completes, external ALERT pin will go to low level.

The RT6191A also implements a watchdog function to reset IC to factory default setting after watchdog timeout completes if ALERT pin keeps at low level. Register 0x30[2:0] selects different watchdog timeout, and the default factory setting value of 0x30[2:0] is 000 for watchdog disabled.

Status Change Detection and ALERT Pin

The RT6191A implements a status change detection to alert the host when a warning or fault event occurs by using the external ALERT pin with push-pull output capability for active low behavior. The warning events are input UVLO, Timer1 and PGOOD, and the fault events are the conditions of over-voltage, under-voltage, over-current and over-temperature. In addition, PGOOD event indicates output voltage status for normal and DVS operation.

Register 0x1C, 0x1D, 0x1E and 0x1F can help the host



to know what type of warning of fault events happens. 0x1C and 0x1D will be cleared to default setting "0" if the event is removed, but 0x1E and 0x1F will be cleared to default setting "0" by writing this bit to "1" after the events is removed only. The RT6191A also supports

mask function to mask or pass the internal event flag output to external ALERT pin by using 0x20, and 0x21 registers. The overall detection function is shown in Figure 4.




Figure 4. Overall Detection Function Block Diagram

Protection

The RT6191A implements full protective mechanism including over/under-voltage protection (OVP/UVP) for each VOUT/VBUSC/VBUSA pin, output over-current protection (OCP), input cycle-by-cycle peak/average current limit, over-temperature protection (OTP) and input OVP/UVP. The protection type of RT6191A is latched-off operation, and RT6191AH is hiccup operation.

Output Over-Voltage Protection (OVP)

The RT6191A provides output over-voltage protection (OVP) by constantly monitoring output voltage for VOUT/VBUSC/VBUSA pins. If VOUT is larger than the OVP trip threshold (typically 120%) with relative OVP delay time, HDRV1 will stop switching and LDRV1 will fully turn on to discharge energy of the inductor immediately until ZCD is triggered. When VBUSC/VBUSA OVP is triggered, GPC/GPA will turn off but HDRV1/LDRV1 will keep in original state. In

addition, the default factory setting of VBUSC/VBUSA OVP is disabled for correct operation if power path is not used. Register 0x0B[5:0] can select different OVP trip thresholds and OVP delay time, and OVP trip threshold can also be adjustable by register 0x2B[4] and 0x36.

In latched-off operation, RT6191A will return to normal operating unless resetting IC by 0x0E[7] after OVP happens. For hiccup behavior, RT6191AH will return to the last state before OVP happens and the output voltage will go back to regulation point after OVP is released.

Output Under-Voltage Protection (UVP)

The RT6191A provides output under-voltage protection (UVP) against over-load or short-circuit condition by constantly monitorina output voltage VOUT/VBUSC/VBUSA pins. If VOUT drops below the UVP trip threshold (typically 70%) with relative UVP delay time, HDRV1 will stop switching and LDRV1 will

Copyright © 2022 Richtek Technology Corporation. All rights reserved. RICHTEK

fully turn on to discharge energy of the inductor immediately until ZCD is triggered. When VBUSC/VBUSA UVP is triggered, GPC/GPA will turn off but HDRV1/LDRV1 will keep in original state. In addition, the default factory setting of VBUSC/VBUSA UVP is disabled for correct operation if power path is not used. Register 0x0C[5:0] can select different UVP trip thresholds and UVP delay time, and UVP trip threshold can also be adjustable by register 0x2B[5] and 0x35.

In latched-off operation, RT6191A will return to normal operating unless resetting the IC by 0x0E[7] after UVP happens. For hiccup behavior, both HDRV1 and LDRV1 of RT6191AH will keep in low state in 65ms and then the IC starts to switch. If the output voltage is not greater than UVP trip threshold after internal soft-start end signal is triggered, both HDRV1 and LDRV1 will still keep in low state again for next cycle.

Output Over-Current Protection (OCP) and Input **Peak/Average Current Limit**

The RT6191A provides over-current protection (OCP) and cycle-by-cycle current limit to prevent the IC from the catastrophic damage in output short-circuit, overcurrent or inductor saturation conditions. For OCP function, RT6191A monitors the voltage across output current sense resistor R30 for OCP1/OCP2/OCP3 detection, and R30/R29 for OCP4 detection. If OCPx is triggered with relative OCP delay time, HDRV1 will stop switching and LDRV1 will fully turn on to discharge energy of the inductor immediately until ZCD is triggered. Register 0x22 to 0x27 and 0x28[3:0] can select the OCP trip threshold and delay time, and 0x28[7:4] are the control bits for OCPx enable. It is recommended to use the same current sense gain of input and output for correct OCP4 function.

In latched-off operation, RT6191A will return to normal operating unless resetting the IC by 0x0E[7] after OCPx happens. For hiccup behavior, RT6191AH will return to the last state before OCPx happens and the output voltage will go back to the regulation point after OCPx is released.

The RT6191A also monitors the voltage across input current sense resistor R29 for cycle-by-cycle peak and average current-limit function. When peak or average current limit is triggered, RT6191A will limit the output current and then the output voltage will be lower than

regulation point until UVP happens. Register 0x0A can set the input peak current-limit threshold, and register 0x06/0x07 can set the input average current-limit threshold.

Input Over/Under-Voltage Protection (OVP/UVP)

The RT6191A also provides OVP and UVP by constantly monitoring input voltage for VIN pin. Register 0x0C[7] is used to enable or disable input OVP, and the default factory setting of input OVP is disabled. If input voltage is larger than the OVP trip threshold (default factory setting is 27V), HDRV1 will stop switching and LDRV1 will fully turn on to discharge energy of the inductor immediately until ZCD is triggered.

In addition, register 0x05 can be used to set the minimum input voltage level in FCCM operation. When the input voltage is lower than minimum input voltage level, COMPV will be pulled low to make output voltage lower than the regulation point until output UVP is triggered.

Output Over-Temperature Protection (OTP)

The RT6191A includes an over-temperature protection (OTP) circuitry to prevent overheating condition. When the junction temperature exceeds a thermal shutdown threshold TSD with latched-off operation, the RT6191A will stop switching and resume normal operation unless resetting the IC by 0x0E[7] after the junction temperature is lower than thermal shutdown hysteresis (ΔT_{SD}) . For hiccup operation, the RT6191AH will return to the last state and resume normal operation immediately once the junction temperature cools down by ΔT_{SD} .



Absolute Maximum Ratings (Note 1)	
• VIN, PSINN, CSINP, CSINN, VOUT, PSOUTN, CSOUTP, CSOUTN to GND	-0.3V to $40V$
• VIN to PSINN, CSINP to CSINN, VOUT to PSOUTN, CSOUTP to CSOUTN	-5V to 5V
• EN, DIS, VBUSC, VBUSA to GND	-0.3V to $40V$
• GPC, GPA to GND	-0.3V to 50V
• BOOT1 to SW1	-0.3V to 6V
DC	-0.3V to 6V
< 100ns	-5V to 7.5V
HDRV1 to SW1	
DC	-0.3V to 6V
< 100ns	-5V to 7.5V
SW1 to GND	
DC	-0.3V to 40V
< 100ns	-5V to 45V
LDRV1 to GND	
DC	-0.3V to 6V
< 100ns	-2.5V to 7.5V
• Other Pins	-0.3V to 6V
Lead Temperature (Soldering, 10 sec.)	260°C
• Junction Temperature	150°C
Storage Temperature Range	−65°C to 150°C
ESD Ratings • ESD Susceptibility (Note 2)	
HBM (Human Body Model)	2kV
Recommended Operating Conditions (Note 3)	
Supply Input Voltage	
Output Voltage	
VDDP Supply Voltage	
VBYP Supply Voltage	4.5V to 5.5V
Junction Temperature Range	–40°C to 125°C
Thermal Information (Note 4)	
• WQFN-40L 5x5, θJA	
• WQFN-40L 5x5, θJC(Top)	6°C/W



Electrical Characteristics

(V_{VIN} = 12V, V_{VDD} = V_{VDDP} = 5V, T_A = 25°C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input and Output	Voltage Range		•			
Input Voltage Range	VINPUT	VVIN	4.5		36	V
Output Voltage Range	Vоитрит	Vvbusc	3		36	V
Input UVLO Threshold			2.7	3	3.4	V
Input UVLO Hysteresis	ΔVυνιο	VVIN		200		mV
VDD Supply Volta	ge and Enable					
VDD Output Voltage	VVDD	I _{VDD} = 0 to 60mA, V _{VIN} = 12V	4.8	5	5.2	V
VDD Short-Circuit Current	rcuit IVDD_SC 120			mA		
VDD UVLO Threshold VVDD_UVLO		V _{VDD} rising	2.7	3	3.4	V
VDD UVLO Hysteresis	ΔVVDD_ UVLO			200		mV
VDDP UVLO Threshold	VVDDP_UVLO	V _{VDDP} rising	3.7	4	4.3	V
VDDP UVLO Hysteresis	ΔVVDDP_ UVLO			200		mV
EN Threshold	VENH	EN rising	1.35		36	V
ENTITIESTICIO	VENL	EN falling			0.85	V
VBYP Switchover		VBYP rising		4.5		V
Threshold		VBYP falling		230		mV
VBYP Switchover On-Resistance				3		Ω
VIN Operating Cu	rrent					
Input Current in Normal Mode IQ EN = High. In PSM wit		EN = High. In PSM without switching		3	5	mA
Input Current in Standby Mode	ISHDN	EN = Low		15	30	μΑ



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Switching Freque	ncy					
			200	250	300	
			260	325	390	
			320	400	480	
Switching	fsw	Programmable by 0x0D[2:0]	400	500	600	kHz
Frequency	ISVV	Trogrammable by 0x0b[2.0]	492	615	738	KIIZ
			584	730	876	
			676	845	1014	
			768	960	1152	
Soft-Start						T
Soft-Start Charge Current	Iss		5	6	7	μА
Constant-Voltage	(CV) and Cons	tant-Current (CC) Output Levels	1		1	<u>'</u>
CSOUTP and CSOUTN Operating Voltage Range	SOUTN perating Voltage		3		36	V
CV Regulated	Voca valit	11-bit DAC, VOUT Ratio = 0.08V/V, 12.5mV/step	3		25.6	V
Voltage Range at VOUT Pin	VREG_VOUT	11-bit DAC, VOUT Ratio = 0.05V/V, 20mV/step 3	3		36	v
CV Regulated Voltage Accuracy at VOUT Pin		VREG_VOUT = 5V/9V/12V/15V/20V	-1.5		1.5	%
CSOUTP to CSOUTN Built-in Offset Voltage				1.5		mV
CSINP to CSINN Built-in Offset Voltage				4.5		mV
Output CC Regulated Voltage Range	VCSOUTP and VCSOUTN > 3V, with GAIN_OCS = 10x, AVREF_CC_OUT = 0.24mV/step,		3		58	mV
Output CC Regulated Voltage Accuracy		VCSOUTP and VCSOUTN > 3V, VREF_CC_OUT = 10mV/30mV/50mV, GAIN_OCS = 10x, R30 = 10mΩ			1	mV
Input CC Regulated Voltage Range	VREF_CC_IN	VCSINP and VCSINN > 3V, with GAIN_ICS = $10x$, ΔV REF_CC_IN = 0.24 mV/step, and R29 = 10 m Ω for IREF_CC_IN = 24 mA/step	3		58	mV



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
Input CC Regulated Voltage Accuracy		VCSINP and VCSINN > 3V, VREF_CC_IN = $10\text{mV}/30\text{mV}/50\text{mV}$, GAIN_ICS = 10x , R29 = $10\text{m}\Omega$	-3		3	mV	
Minimum Regulated	Vpco viiv	6-bit DAC, VIN Ratio = 0.08V/V, 350mV/step	4.55		22.05	V	
Voltage Range at VIN Pin	VREG_VIN	6-bit DAC, VIN Ratio = 0.05V/V, 560mV/step	7.28		35.28	V	
Constant-Voltage	Constant-Voltage (CV) and Constant-Current (CC) Error Amplifiers						
Trans- conductance of COMPV Error Amplifier	Gmv	$I_{COMPV} = \pm 20 \mu A$	382	550	718	μA/V	
Maximum Sink/Source Current of COMPV Error Amplifier				54		μА	
Trans- conductance of COMPI Error Amplifier	Gmi	ICOMPI = ±20μA	382	550	718	μ A /V	
Maximum Sink/Source Current of COMPI Error Amplifier				54		μΑ	
On-Time Timer Co	ontrol and ZCD						
Minimum On- Time	ton_min			200	230	ns	
Minimum Off- Time	toff_min			200	230	ns	
Q2 ZCD Voltage Threshold	Vzcd			4		mV	
ZC Mask Time	tZCD_Mask			250		ns	
Gate Drivers						T	
HDRV1 Pull-Up Resistance	RHDRV1_SRC	VBOOT1 - VSW1 = 5V, VBOOT1 - VHDRV1 = 0.1V		1		Ω	
HDRV1 Pull- Down Resistance	RHDRV1_SNK	VHDRV1 - Vsw1 = 0.1V		0.7		Ω	
LDRV1 Pull-Up Resistance	RLDRV1_SRC	VVDDP - VLDRV1 = 0.1V		2		Ω	
LDRV1 Pull- Down Resistance	RLDRV1_SNK	V _{LDRV1} = 0.1V		0.4		Ω	
				30			
Dead Time	tor	Programmable by 0x0F[7:6]		50		ns	
Deau Tille	tot			70		115	
				90			

Copyright © 2022 Richtek Technology Corporation. All rights reserved.

RICHTEK is a registered trademark of Richtek Technology Corporation.

DS6191A-00 December 2022 www.rich



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
SW1 Pull-Down Period for Charging Bootstrap Capacitor				250		ns
Operating Frequency of Internal Charge Pump for BOOT1				10		MHz
Protections : Ove (OVP, UVP, OCP, O		er-Voltage, Over-Current and External	Over-Tem	perature I	Protection	ns
Input OVP Trip Threshold	Vovp_input	0x0C[7] = 1		27		V
0 1 10 /D T :				115		
Output OVP Trip Threshold	Vovp	Programmable by 0x0B[1:0]		120		%
THICSHOIL				125		
Output OVP Recovery Threshold	VOVP_R	P_R Hiccup mode of protection type		500		mV
Output OVP				8		
Delay Time at	tovp_ext	Programmable by 0x0B[3:2]		16		μs
VBUSC and				32		
VBUSA Pins				64		
				96		
Output OVP	tovp_int	Programmable by 0x0B[5:4]		192		μs
Delay Time at VOUT Pin				288		
				386		
				50		
Output UVP Trip) / · · · · ·	Programmable by 0x0C[1:0]		60		- %
Threshold	VUVP			70		
				80		
Output UVP Recovery Threshold	Vuvp_r	Hiccup mode of protection type		500		mV
Output UVP				32		
Delay Time at	tuno eve	Programmable by 0x0C[2:2]		64		
VBUSC and	tuvp_ext	Programmable by 0x0C[3:2]		128		μS
VBUSA Pins				256		
				256		
Output UVP Delay Time at	tuvo int	Programmable by 0x0CI5:41		512		μs
VOUT Pin	tuvp_int	Programmable by 0x0C[5:4]		768		
				1024		
Peak Current Protection	ІРОСР	R29 = $10m\Omega$, $0x0A = 24h$		13.2		Α



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
Thermal Shutdown	TsD			150			
Thermal Shutdown Hysteresis	ΔTsD			25		°C	
Power Good and	DIS						
Power Good	VTH_PG	VOUT rising for % of VOUT, PGOOD from low to high		90		%	
Threshold	ΔVTH_PG	VOUT falling for % of VOUT, PGOOD from high to low		5		70	
Power Good Output Low Voltage	VPG_L	ISINK = 1mA			0.4	V	
Discharge Resistor at DIS Pin				6		Ω	
ADC Reporting			•				
Input Voltage Reporting		VVIN	-2.5		2.5	%	
Output Voltage		Vvout ≤ 5V	-2.5		2.5	%	
Reporting		VVOUT > 5V	-2		2		
VBUSC Voltage		Vvbusc = 0.8V	-40		40	mV	
Reporting		Vvbusc ≥ 5V	-2		2	%	
TSEN Voltage Reporting			-30		30	mV	
		VCSINP - VCSINN = 40mV, VCSOUTP - VCSOUTN = 40mV	-2.5		2.5		
Input and Output		VCSINP - VCSINN = 20mV, VCSOUTP - VCSOUTN = 20mV	-4		4	%	
Current Reporting		VCSINP - VCSINN = 10mV, VCSOUTP - VCSOUTN = 10mV	-7		7	%	
		VCSINP - VCSINN = 5mV, VCSOUTP - VCSOUTN = 5mV	-15		15		
Charge-Pump Ga	te Drivers (GP	C and GPA)					
Maximum GPC Voltage	I VCPC		VVBUSC + 2 x VVDD - 5V	VVBUSC + 2 x VVDD - 3V	VVBUSC + 2 x VVDD - 1V	V	
Maximum GPA Voltage	VGPA	VvBusa = 12V, Rgpa-to-GND ≥ 2MΩ	VVBUSA + 2 x VVDD - 5V	VVBUSA + 2 x VVDD - 3V	VVBUSA + 2 x VVDD - 1V	V	
On-Resistance of the GPC/A Pull- Low MOSFET				250	350	Ω	

Copyright © 2022 Richtek Technology Corporation. All rights reserved.



Parameter	rameter Symbol Test Conditions		Min	Тур	Max	Unit	
I ² C Interface (N	lote 6)						
SCL, SDA Input	ViH	Rising	1.2			V	
Voltage	VIL	Falling			0.4	V	
		Fast mode		400		kHz	
SCL Clock Rate	fscl	Fast plus mode		1		MHz	
		High speed mode, load 100pF max.			3.4	MHz	
Hold Time (Repeated) Start Condition.		Fast mode	0.6	1			
After this Period, the First Clock Pulse is Generated	thd;sta	Fast plus mode	0.26	I		μS	
Low Period of the	t. a	Fast mode	1.3				
SCL Clock	tLOW	Fast plus mode	0.5			μS	
High Period of the	e thigh	Fast mode	0.6			μs	
SCL Clock		Fast plus mode	0.26				
Set-Up Time for a	tsu;sta	Fast mode	0.6			μs	
Repeated START Condition		Fast plus mode	0.26				
Data Hald Time	thd;dat	Fast mode	0			0	
Data Hold Time		Fast plus mode	0			μS	
Data Set-Up Time	tsu;dat	Fast mode	100			ns	
Data Get-Op Time		Fast plus mode	50			115	
Set-Up Time for	toulotto	Fast mode	0.6				
STOP Condition	tsu;sto	Fast plus mode	0.26			μS	
Bus Free Time between a STOP		Fast mode	1.3				
and START Condition	tBUF	Fast plus mode	0.5			μs	
Rising Time of both SDA and	tr	Fast mode	20		300	ns	
SCL Signals		Fast plus mode			120		
Falling Time of both SDA and	tF	Fast mode	20		300	ns	
SCL Signals		Fast plus mode		-	120		
SDA Output Low Sink Current	loL	SDA voltage = 0.4V	2			mA	




- Note 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2. Devices are ESD sensitive. Handling precautions are recommended.
- Note 3. The device is not guaranteed to function outside its operating conditions.
- Note 4. For more information about thermal parameter, see the Application and Definition of Thermal Resistances report, AN061.
- Note 5. Guaranteed by design.



Typical Application Circuit

Normal Application Circuit




Note:

- (1) I^2C slave address is 0x2C when R17 = NC, R18 = 100k Ω . I^2C slave address is 0x2D when R17 = 100k Ω , R18 = NC.
- (2) Support 1C1A when VOUT = 5V.
- (3) *: Optional components R5 and C1 are used for Snubber.

2022



RT6191A + MCU (with CC Logic) for Monitor




Note:

- (1) I^2C slave address is 0x2C when R17 = NC, R18 = 100k Ω . I^2C slave address is 0x2D when R17 = 100k Ω , R18 = NC.
- (2) VBUSA and GPA can be floating if VBUSC used only.
- (3) *: Optional components R5 and C1 are used for Snubber.



RT6191A + TCPC IC (RT1718S) for Monitor



Note:

- I^2 C slave address is 0x2C when R17 = NC, R18 = 100kΩ. I^2 C slave address is 0x2D when R17 = 100kΩ, R18 = NC.
- (2) VBUSA and GPA can be floating if VBUSC used only.
- *: Optional components (3)
 - √ R5 and C1 are used for Snubber.
 - ✓ R31 = 0Ω , R32 = NC, QC1 and QC2 controlled by RT6191A. R31 = NC, R32 = 0Ω , QC1 and QC2 controlled by RT1718S.
 - ✓ Refer to RT1718S datasheet to set R33 and R34 for VDC pin.

DS6191A-00





Table 1. Recommended BOM


Reference	Qty	Part Number	Description	Package	Manufacture
U1	1	RT6191A	DC-DC Controller	WQFN-40L 5x5	RICHTEK
	1	AMPI1770ED4R7MT	4.7μΗ	17.0 x 17.0 x 7.0	ARLITECH
L1	1	7443551470	4.7μΗ	12.8 x 12.8 x 6.2	WÜRTH ELEKTRONIK
	1	CMMB135T4R7MS	4.7μΗ	13.45 x 12.6 x 4.8	CYNTEC
Cons	1	350ARHA101M08X8	100μF/35V/23mΩ	EC-2P_8_3-5MM	APAQ
C _{IN}	4	GRM31CR61H106KA12	10μF/50V	C-1206	MURATA
0	1	350ARHA101M08X8	100μF/35V/23m Ω	EC-2P_8_3-5MM	APAQ
Соит	4	GRM31CR61H106KA12	10μF/50V	C-1206	MURATA
R29, R30	2	RLM-1632-6F-R010-FNH	Current Sense Resistor	R-1206	CYNTEC
Q1	1	SM4514NHKP	30V High-Side N-MOSFET for USB-PD 3.0 SPR Mode	DFN5x6-8	SINOPOWER
QI	1	SM4037NHKP	40V High-Side N-MOSFET for 28V of USB-PD 3.1 EPR Mode	DFN5x6-8	SINOPOWER
	1	SM4512NHKP	30V Low-Side N-MOSFET for USB-PD 3.0 SPR Mode	DFN5x6-8	SINOPOWER
Q2	1	SM4035NHKP	40V Low-Side N-MOSFET for 28V of USB-PD 3.1 EPR Mode	DFN5x6-8	SINOPOWER
QC1, QC2	4	SM3425NHQA	30V Power Path N-MOSFET for USB-PD 3.0 SPR Mode	DFN3.3x3.3-8	SINOPOWER
QA1, QA2 4		SM3430NHQA	40V Power Path N-MOSFET for 28V of USB-PD 3.1 EPR Mode	DFN3.3x3.3-8	SINOPOWER
D1, D3, D4	3	1N4148WS	Diode	SOD-323	PANJIT





Typical Operating Characteristics


















www.richtek.com



















Copyright © 2022 Richtek Technology Corporation. All rights reserved.

DS6191A-00 December 2022 www.richtek.com







Load Transient Response




Buck Mode Output Ripple Voltage




Bypass Mode Output Ripple Voltage



Power Off from VIN





Power Off from EN





Time (500µs/Div)




















Copyright © 2022 Richtek Technology Corporation. All rights reserved.


DS6191A-00 December 2022 www.richtek.com




























Time (4s/Div)

www.richtek.com



Application Information

A general RT6191A application circuit is shown in Typical Application Circuit section. External component selection is largely driven by the load requirement and begins with the operating frequency from setting register 0x0D[2:0]. Then the inductor (L), the input capacitor (CIN), and the output capacitor (COUT) can be determined in this section. In addition, other external components such as the internal regulator capacitor of VDD and VDDP pins, resistor and capacitor of the bootstrap network circuit, and the gate driver resistors for external power N-MOSMET will also be introduced. Finally, the discharge resistor from DIS pin to the output capacitor can be calculated to meet the USB power delivery specification.

Inductor Selection

The inductor selection trades off among size, cost, power conversion efficiency, and transient response requirements. Generally, three key inductor parameters are specified for operation of the device: inductor value (L), inductor saturation current (ISAT), and DC resistance (DCR). A good compromise between inductor size and power loss is from a 30% to 50% peak-to-peak ripple current to the IC rated current. The switching frequency, input voltage, output voltage, and selected inductor ripple current determines the inductor value as follows:

$$L = \frac{\left(V_{IN} - V_{OUT}\right)}{\Delta I_L \times f_{SW}} \times \frac{V_{OUT}}{V_{IN}}$$

Larger inductance values result in lower output ripple voltage and higher efficiency, but a slightly degraded load transient response. This result in additional phase lag in the loop and reduce the crossover frequency. As the ratio of the slope compensation ramp to the sensed current ramp increases, the current-mode system tilts towards voltage-mode control. Lower inductance values allow for smaller case size, but the increased ripple current lowers the effective input peak current-limit threshold and increases the AC losses in the inductor. To enhance the power conversion efficiency, choose a low-loss inductor with the lowest possible DC resistance that fits in the allotted dimensions. The inductor value determines not only the ripple current but also the load-

current value at which DCM/CCM switchover occurs. The selected inductor should have a saturation current rating greater than the peak current limit setting by RT6191A, and the core must be large enough not to saturate at the peak inductor current (IL_PEAK):

$$\Delta I_{L} = \frac{\left(V_{IN} - V_{OUT}\right)}{L \times f_{SW}} \times \frac{V_{OUT}}{V_{IN}}$$

$$I_{L_PEAK} = I_{OUT_MAX} + \frac{1}{2} \times \Delta I_{L}$$

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults or transient load conditions, the inductor current can increase above the peak inductor current level calculated above. In load transient conditions, the inductor current can increase up to the input peak current limit setting by RT6191A. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the input peak current limit rather than the peak inductor current.

Input Capacitor Selection

Since the input current is discontinuous conduction in Buck mode, the input capacitor (CIN) is needed to filter the pulsating current at the drain terminal of an external power N-MOSFET Q1. CIN should be sized to do this without causing a large variation in input voltage. By using solid or electrolytic capacitors as the input bulk capacitor, the peak-to-peak voltage ripple on input capacitor can be estimated by the equation below:

$$\Delta V_{CIN} = I_{OUT} \times \frac{D \times (1-D)}{C_{IN} \times f_{SW}} + I_{OUT} \times ESR_{CIN}$$

where $D = V_{OUT} / V_{IN}$, and ESR_{CIN} is the equivalent series resistance of the input capacitor.

Then, the minimum value of effective input capacitance can be estimated with ESR by the equation below:

$$C_{\text{IN_MIN}} = I_{\text{OUTMAX}} \times \frac{D \times (1-D)}{\left(\Delta V_{\text{CIN_MAX}} - I_{\text{OUT_MAX}} \times \text{ESRcin}\right) \times f_{\text{SW}}}$$

assume $\Delta VCIN_MAX = 200mV$ for typical application.

Figure 5 shows the CIN ripple current flowing through the input capacitors and the resulting voltage ripple across the input capacitors.




Figure 5. CIN Ripple Voltage and Ripple Current

In addition, the input capacitor needs to have a low ESR and must be rated to handle the worst-case RMS input current. The RMS input ripple current (ICIN_RMS) of the regulator can be determined by the input voltage (VIN), output voltage (VOUT), and maximum output current (IOUT_MAX) as the following equation:

$$I_{CIN_RMS} \cong I_{OUT_MAX} \times \sqrt{D \times (1-D)}$$

The worst condition occurs when duty cycle = 50%, then $VIN = 2 \times VOUT$ and maximum RMS input ripple current will be $0.5 \times IOUT_MAX$. Note that ripple current ratings from capacitor manufacturers are often based on 2000 hours life cycle only, which makes it advisable to further de-rate the capacitor, or choose a capacitor with higher temperature rating than required.

The input capacitor should be placed as close as possible to the input current sense resistor R29, and with a low inductance connection from negative side of the input capacitor to S terminal of an external power N-MOSFET Q2. The larger input capacitance is required for high power application by the combination of larger bulk capacitor and 2 to 4 ceramic capacitors of $10\mu F$ with 1206 in size.

In addition, the combination of bulk and ceramic capacitors can provide high ripple current capacity, reduce the output voltage ripple and minimize transient effects during output load change. For filtering high frequency noise, additional small capacitor $1\mu F$ with 0603 in size should be placed close to the part. It is recommended to use ceramic capacitors with X7R type and voltage rating up to 50V for best performance across temperature and input voltage variations.

Output Capacitor Selection

The output capacitor (Cout) is determined to satisfy the requirements for output voltage ripple and the load transient response, and the peak-to-peak voltage ripple on output capacitor can be calculated by the equation below:

$$\Delta V_{COUT} = \Delta I_{L} \times \frac{1}{8 \times C_{OUT} \times f_{SW}} + ESR_{COUT}$$

where ΔIL is the peak-to-peak inductor ripple current, and ESRCOUT is the equivalent series resistance of the output capacitor.

Since the ΔIL increases with larger input voltage, the output voltage ripple in steady-state will be largest in the condition of maximum input voltage. For the output voltage variation in load transient response condition, the output sag/soar can be calculated by the equation below:

$$V_{SAG} = V_{SOAR} = \frac{\Delta I_{OUT}}{2 \times \pi \times C_{OUT} \times f_{C}}$$

where fc is the crossover frequency factor of PWM.

In order to meet the requirement of high power application, the larger output capacitance is required by the combination of larger bulk capacitor and several ceramic capacitors due to the advantages of high ripple current capacity, reducing the output voltage ripple and minimizing transient effects during output load change. The solid capacitors are in common use as output bulk capacitor for larger RMS current requirement, but the ripple current ratings from capacitor manufacturers are often based on 2000 hours life cycle only, which makes it advisable to further de-rate the capacitor, or choose a capacitor with higher temperature rating than required. The ceramic capacitor has very low equivalent series resistance (ESR) and provides the best ripple performance, but the temperature, DC bias voltage and switching frequency will have influence on the variation of the capacitance value. It means that the capacitance value decreases as the DC bias voltage across the capacitor increases. In most cases, the ceramic capacitors will lose 50% or more of their rated value when DC bias voltage across the capacitor is near their rated voltage. Thus, it is important that users should be careful to choose the value and case size of ceramic

RICHTEK

capacitors by considering the voltage coefficient.

The output capacitor should be placed as close as possible to the output current sense resistor R30 to minimize loop impedance. For filtering high frequency noise, additional small capacitor 1µF with 0603 in size should be placed close to the part. It is recommended to use ceramic capacitors with X7R type and voltage rating up to 50V for best performance across temperature and input voltage variations.

Loop Compensation Design

In real condition, the undercompensated system may result in unstable operations such as audible noise from the magnetic components or capacitors, larger jitter rate of the switching waveforms, output voltage oscillation, overheating of external power N-MOSFETs and so on. In order to check loop response of the compensated system, the Bode plot can be ideally measured with a network analyzer such as Bode 100. However, the measurements will be incorrect due to parasitic parameters from PCB layout and components nonlinearity such as the ESR variations of output capacitors, linearity of inductors and capacitors, etc. In addition, the limited measurement accuracy of the instrument will also have an influence on measured results.

The RT6191A provides two control loops by connecting relative network circuit from COMPV or COMPI pins to AGND. The COMPV pin is used for main control loop to ensure loop stability and load transient response requirements, and COMPI pin is used for output constant current function setting by register 0x03/0x04. In addition, the input constant voltage (Register 0x05) function will also have an influence on main control loop. By using peak current mode control topology, the RT6191A will operate in Buck mode. The used method below can easily calculate the component value for compensation by ignoring the effects of the slope compensation due to its internal to the RT6191A.

Since the RT6191A operates in Buck mode only, the COMPV compensation components can be calculated easily as the following steps:

- (1) Assume the parameters for normal operation below:
 - ✓ Input voltage V_{IN} = 24V for output voltage V_{OUT} = 20V in Buck mode
 - ✓ Maximum output current I_{OUT} = 5A

- ✓ Switching frequency = 250kHz
- ✓ Inductor L = 4.7μ H
- ✓ Output capacitor Cout = 140µF with Resr =
- (2) Power stage pole and zero location:

$$f_{P_BUCK} = \frac{1}{2\pi} \times \left(\frac{1}{C_{OUT} \times R_{OUT_BUCK}}\right) = 284Hz$$

$$f_Z = \frac{1}{2\pi} \times \left(\frac{1}{C_{OUT} \times R_{ESR}}\right) = 1.14MHz$$

where Rout buck = 4Ω when Vout = 20V and max. IOUT = 5A

- (3) Set the crossover frequency fc to be less than one-tenth of the switching frequency.
- (4) R19 as the typical application circuit can be calculated as:

$$R19 = 2\pi \times C_{OUT} \times f_{C} \times \frac{A_{CS} \times R_{CSI}}{Gmv} \times \frac{1}{VOUT_RATIO}$$

where Acs = 16, Gmv = 550μ A/V, Rcsi = R29 = 10mΩ, VOUT RATIO default factory setting is 0.08 and can be adjustable by register 0x11[5] when 0x0E[7] = 0.

(5) C10 as the typical application circuit can be calculated as:

$$C10 = \frac{C_{OUT} \times R_{OUT_BUCK}}{R19}$$

(6) C9 as the typical application circuit can be calculated as:

$$C9 = \frac{C_{OUT} \times R_{ESR}}{R19}$$

Based on the equation above, the final compensation components of COMPV can be selected as R19 = $75k\Omega$, C10 = 3.9nF and C9 = 1.8pF.

Since the loop response of output constant current function will be slower than main control loop, and there is no right-half-plane zero in Buck mode, the crossover frequency fc can be set to be less than one-tenth of the switching frequency. The COMPI compensation values can be calculated as below:

$$R20 = \frac{A_{CS}}{GAIN_OCS \times Gmi} \times \frac{R_{CSI}}{R_{CSO}} \times \frac{1}{V_{IN}} \times 2\pi \times C_{OUT}$$
$$\times f_{C} \times R_{OUT_BUCK}^{2}$$



$$C12 = \frac{\sqrt{COUT \times L}}{R20}$$

where Acs = 16, Gmi = 550μ A/V, Rcsı = R29 = $10m\Omega$, Rcso = R30 = $10m\Omega$, GAIN_OCS = 10 and can be adjustable by register 0x0F[1:0] after RT6191A is powered on.

Based on the equation above, the final compensation components can be selected as R20 = $1.8k\Omega$ and C12 = 15nF.

Output Discharge Time Setting

The RT6191A provides output discharge function to discharge output capacitor quickly by connecting external discharge resistor from DIS pin to the positive side of output capacitor. Register 0x0E[4] is the enable control bit of output discharge function, and the default factory setting of 0x0E[4] = 1 for default output discharge function enable.

When RT6191A operates in power off conditions or DVS down operation, the internal N-MOSFET of DIS pin will be turned on to discharge output capacitor by internal N-MOSFET RDS(ON) (Typically 6Ω) and external discharge resistor. The power off conditions include external EN pin off where output discharge function is default on, and I2C EN_PWM (0x0E[7]) off where output discharge function is controlled by 0x0E[4]. If RT6191A operates in DVS down operation, the output discharge function is enabled only for DVS falling time plus an additional 100ms for correct operation in PSM condition, and this time interval can be calculated by the equation below :

$$t_{DIS_EN} = \frac{V_{OUT1}-V_{OUT2}}{DVS Down Slew Rate} + 100ms$$

where Vout1 is the initial output voltage before DVS down operation, and Vout2 is the final output voltage after DVS down operation, DVS down slew rate is referred to 0x0D[4:3].

For example, tDIS_EN is equal to 138.4ms when DVS down from 20V to 5V with 0x11[5] = 0 and 0x0D[4:3] = 11.

The output voltage is discharged by the external discharge resistance and output capacitance, and discharge time can be calculated by the equation below:

$$t_{DIS} = \left(R_{DS(ON)} + R13\right) \times C_{OUT} \times In\left(\frac{V_{OUT_INI}}{V_{OUT_FINAL}}\right)$$

where RDS(ON) is the on-resistance of internal N-MOSFET for DIS pin, R13 is the external discharge resistor which is referred to the application circuit, COUT is the total capacitance of the PWM output, VOUT_INI is the initial output voltage before discharging, and VOUT_FINAL is the final output voltage after discharging. Note that VOUT over-voltage protection will be triggered if RT6191A operates in DVS down operation with PSM and tDIS is longer than tDIS_EN.

Internal Regulator

The RT6191A integrates a 5V linear regulator (VDD) that is supplied from VIN pin to provide power to the internal circuitry. For internal MOSFET gate drivers, it is necessary to connect an R-C filter from VDD pin to VDDP pin. The VDD can be used as PGOOD pull-up supply, but it is "NOT" allowed to power other device or circuitry. It is recommended to use $4.7\mu F/X5R$ with 0603 in size and rated voltage higher than 10V as bypass capacitors for VDD and VDDP, and it needs to be placed as close as possible to the VDD and VDDP pins.

Bootstrap Driver Supply

The external bootstrap capacitor (C3) between BOOT1 and SW1 pins are used to create a voltage rail above the applied input voltage to turn on external power N-MOSFET (Q1). Once the external power N-MOSFET (Q2) are turned on, the external bootstrap capacitors can be charged through an internal diode to a voltage equal to approximately VDD each time. It is recommended to use $0.1\mu F/X5R$ with 0603 in size and rated voltage higher than 10V as bootstrap capacitors, and it needs to be placed as close as possible to BOOT1 and SW1 pins.

External Bootstrap Diode

It is recommended to add an external bootstrap Schottky diode between an external 5V voltage supply and BOOT1 pin to improve enhancement of the external power N-MOSFET (Q1) and improve efficiency for high power application. Refer to D1 of Application Circuit for correct connection. The external bootstrap Schottky diode can be 1N4148 or BAT54 for low-cost

Copyright © 2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



consideration and the external 5V can be a fixed 5V voltage supply from the system, or a VDDP pin voltage for saving power rail. Note that the VBOOT1-SW1 must be lower than 5.5V for correct operation.

External Bootstrap Resistor (Optional)

The external bootstrap resistor (R7) between BOOT1 pin and external bootstrap capacitor (C3) are reserved to reduce the voltage spike at switch node (SW1). The potential EMI issues will also be minimized due to smaller di/dt noise caused by slow rising slew rate of external power N-MOSFET (Q1). The external bootstrap resistor selection trades off voltage spike at switch node, potential EMI issues and power conversion efficiency. Therefore, the usual range of external bootstrap resistor is from 0Ω to 10Ω with 0603 in size, and it is recommended to use 0Ω for initial setting. Refer to Application Circuit for correct connection of bootstrap network circuit.

Gate Driver Resistor for External Power N-MOSFET (Optional)

The gate driver resistors (R1/R2) are placed optionally between HDRV1/LDRV1 pins and external power N-MOSFET (Q1/Q2). Different from the function of external bootstrap resistor, the rising and falling slew rates of an external power N-MOSFET will be both slow. The gate driver resistor (R1) for the external power N-MOSFET (Q1) is also used to reduce the voltage spike at switch node (SW1) to minimize potential EMI issues, but the gate driver resistor (R2) for the external power N-MOSFET (Q2) are only used to add series resistance to avoid LDRV1 being turned on rapidly. The gate driver resistor selection also trades off voltage spike at switch node, potential EMI issues and power conversion efficiency. Therefore, the usual range of gate driver resistor is from 0Ω to 10Ω with 0603 in size, and it is recommended to use 0Ω for initial setting. Refer to Application Circuit for correct connection.

RC Snubber Components (Optional)

The RC snubber (R5/C1) components are placed optionally in parallel with an external power N-MOSFET (Q2) to avoid larger voltage spike appeared between D and S terminals of an external power N-MOSFET (Q2). These components are also used to minimize the

potential EMI issues due to smaller voltage spike at switch node (SW1). The RC snubber components selection also trades off voltage spike between D and S terminals of an external power N-MOSFET (Q2), potential EMI issues and power conversion efficiency. Therefore, the usual range of snubber resistor (R5) is from 0Ω to 10Ω , and snubber capacitor (C1) is from 100pF to 1nF. To avoid larger power dissipation on snubber resistor (R5), it is recommended to use 1206 in size when larger snubber capacitor (C1) is selected. Refer to Application Circuit for correct connection.

Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature T_J(MAX), listed under Absolute Maximum Ratings, to avoid the permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated by the following formula:

 $PD(MAX) = (TJ(MAX) - TA) / \theta JA$

where T_J(MAX) is the maximum junction temperature; T_A is the ambient temperature; and θ_{JA} is the junction-toambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance, θ_{JA} , is highly package dependent. For a WQFN-40L 5x5 package, the thermal resistance, θJA, is 27.5°C/W on a standard JEDEC 51-7 high effective-thermal-conductivity four-layer test board. The maximum power dissipation at $T_A = 25^{\circ}C$ can be calculated as below:

 $PD(MAX) = (125^{\circ}C - 25^{\circ}C) / (27.5^{\circ}C/W) = 3.63W$ for a WQFN-40L 5x5 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed T_{J(MAX)} and the thermal resistance, θ_{JA} . The derating curves in Figure 6 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 6. Derating Curve of Maximum Power Dissipation

Layout Considerations

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the RT6191A:

- ► Four-layer or six-layer PCB with maximum ground plane is strongly recommended for good thermal performance.
- ▶ Keep the traces of the main current paths wide and
- ▶ Place input capacitors, external power N-MOSFETs Q1 and Q2, and input current sense resistor R29 as close together as possible to minimize loop impedance of input switching current.
- Place output capacitors, and output current sense resistor R30 as close together as possible to minimize loop impedance.
- Place multiple vias near the negative side of the input and output capacitor, and the s terminal of external power N-MOSFETs to reduce parasitic inductance

- and improve thermal performance.
- ▶ Place C7 and C8 as close to VDD and VDDP pins as possible.
- ▶ Place bootstrap capacitor C3 as close to the IC as possible, and connect directly between BOOT1 and SW1 pins.
- ▶ Route the trace with 30mil width for BOOT1, SW1, HDRV1, LDRV1 pins, and 20mil for VDD, VDDP, VBUSC, GPC, VBUSA, GPA pins.
- ▶ The high frequency switching nodes, BOOT1 and SW1, should be as small as possible, and reduce the area size of SW1 exposed copper to minimize the electrically coupling from this voltage. Keep analog components away from the BOOT1 and SW1 nodes.
- ▶ Minimize current sense voltage errors by using Kelvin connection for PCB routing. R29, CSINP/CSINN and VIN/PSINN pins for input current sense, R30, CSOUTP/CSOUTN and VOUT/PSOUTN for output current sense.
- ▶ Place the compensation components R19/C9/C10 and R20/C11/C12 near the IC.
- ▶ Place the soft-start capacitor C13 near the IC.
- ► Separate AGND and GND planes to avoid noise couple on SS pins and network circuit of COMPV and COMPI pins.

Figure 7. and Figure 8. are the layout example that uses four-layer PCB in size of 132mm x 90mm with 1oz copper thickness.






Figure 7. PCB Layout in Top Layer




Figure 8. PCB Layout in Bottom Layer

2022



I²C Interface

The RT6191A I²C slave address can be determined by ADDRESS pin. Connect ADDRESS pin to VDD to select 0x2D, and connect ADDRESS pin to AGND to select 0x2C. The RT6191A supports fast mode (bit rate up to 400kb/s), and the read or write bit stream ($N \ge 1$) is shown in Figure 9.




Figure 9. I²C Read/Write Bit Stream and Timing Diagram



Table 2. I²C Register Summary

Register Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
0x00	Manufactur er_ID				MANUFAC	TURER_ID				0x82
0x01					OUT_	CV[7:0]				0x90
0x02	Output_CV			Reserved			С	UT_CV[10:	8]	0x01
0x03					OUT_0	CC[7:0]				0x59
0x04	Output_CC				Reserved				OUT_CC [8]	0x01
0x05	Input_CV	Res	Reserved IN_CV						0x00	
0x06	Innert 00				IN_C	C[7:0]				0xFF
0x07	Input_CC		Reserved IN_CC[8]							0x01
0x08	Vref_SC	Res	Reserved VREF_SC							0x12
0x09	Vref_PSM	GAIN_	GAIN_VCOMP VREF_PSM							0x6E
0x0A	Vref_POCP	Reserved VREF_POCP						0x24		
0x0B	OVP	Res	erved	OVP_DE SET	OVP_DELAY_INT_ OVP_DELAY_EXT_ SET OVP_LEVEL				0x12	
0x0C	UVP	EN_IN_ OVP	Reserved	UVP_DEI	UVP_DELAY_INT_ SET UVP_DELAY_EXT_ UVP_LEVEL				LEVEL	0x12
0x0D	Setting1	F_CCM	SLEWR	ATE_R	ATE_R SLEWRATE_F FSW					0x78
0x0E	Setting2	EN_ PWM	DIS_ INCV	DIS_ INCC	EN_ DISCHA RGE	Reserved		IR_COMPF	₹	0x10
0x0F	Setting3	DT_	SEL	GM	1_EA	GAIN	I_ICS	GAIN	_ocs	0x10
0x10	Setting4	ADC_A	VG_SEL	I2C_ SPEED	OCP4_TI ME_X10	Rese	erved	EN_ADC	DRIVER _CHARG E	0x82
0x11	RATIO	SSP_EN	VIN_ RATIO	VOUT_ RATIO	Reserved		CHIP_V	ERSION		
0x12	Output_				OUT_VOL	TAGE[7:0]				0x00
0x13	Voltage			Reserved			OUT	_VOLTAGE	[10:8]	0x00
0x14	Output_				OUT_CUF	RENT[7:0]				0x00
0x15	Current		Reserved OUT_CURRENT[10:8]						0x00	
0x16	Input_	IN_VOLTAGE[7:0]							0x00	
0x17	Voltage	Reserved IN_VOLTAGE[10:8]						0x00		
0x18	Input_	IN_CURRENT[7:0]						0x00		
0x19	Current			Reserved			IN_0	CURRENT[10:8]	0x00



Register Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
0x1A	Tarana a natura				TEMPERA	ATURE[7:0]				0x00
0x1B	Temperature			Reserved			TEMI	PERATURE	[10:8]	0x00
0x1C	Status1	IN_OVP	ОТР	INT_UVP	INT_OVP	EXT_ UVP_C	EXT_ OVP_C	EXT_ UVP_A	EXT_ OVP_A	0x00
0x1D	Status2	Reserved	PG	Reserved	CV_CC	OCP4	OCP3	OCP2	OCP1	0x10
0x1E	Alert1	ALERT_ IN_OVP	ALERT_ OTP	ALERT_ INT_ UVP	ALERT_ INT_ OVP	ALERT_ EXT_ UVP_C	ALERT_ EXT_ OVP_C	ALERT_ EXT_ UVP_A	ALERT_ EXT_ OVP_A	0x00
0x1F	Alert2	ALERT_ OTP_R	ALERT_ RAMP_ PG	ALERT_ TM1	ALERT_ WDT	ALERT_ OCP4	ALERT_ OCP3	ALERT_ OCP2	ALERT_ OCP1	0x00
0x20	Mask1	M_ALER T_IN_ OVP	ALER MALER MALER MALER MALER MALER MALER MALER MALER MALER TOTAL TRANSPORTED TO THE MALER							0xFF
0x21	Mask2	M_ALER T_OTP_ R	M_ALER T_RAMP _PG	M_ALER T_TM1	M_ALER T_WDT	M_ALER T_OCP4	M_ALER T_OCP3	M_ALER T_OCP2	M_ALER T_OCP1	0xFF
0x22	OCP1_ Setting				OCP1_S	SETTING		•		0x51
0x23	OCP2_ Setting		OCP2_SETTING							
0x24	OCP3_ Setting				OCP3_S	SETTING				0xFF
0x25	OCP4_ Setting				OCP4_S	SETTING				0xFF
0x26	OCP1 Delay Time	OCP1_ TIME_ LSB			0	CP1_TIMIN	IG			0x0D
0x27	OCP2 Delay Time	OCP2_ TIME_ LSB			0	CP2_TIMIN	IG			0x00
0x28	OCP Enable	OCP4_ EN	OCP3_ EN	OCP2_ EN	OCP1_ EN	OCP4_	TIMING	OCP3_	TIMING	0x30
0x29	Setting5	PROTEC T_PATH _C	PROTEC T_PATH _A	PROTEC T_PATH _1	PATH_ FLOATI NG	PATH_C _TYPE	PATH_A _TYPE	POWER _PATH_ GC	POWER _PATH_ GA	0x00
0x2A	Power Path OVP/UVP		Rese	erved		DIS_EXT _UVP_C	DIS_EXT _OVP_C	DIS_EXT _UVP_A	DIS_EXT _OVP_A	0x0F
0x2B	PPS	DIS_ALA RM_LO								0xC0
0x2C	VBUSC		ALARM_HI[7:0]							0xFF
0x2D	Alarm High Threshold			Reserved			AL	ARM_HI[10	D:8]	0x07
0x2E	VBUSC	ALARM_LO[7:0]							0x00	
0x2F	Alarm Low Threshold			Reserved			AL	ARM_LO[1	0:8]	0x00



Register Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default	
0x30	Watchdog	Reserved	eserved TIMER1_SEL Reserved WATCHDOG_SEL						SEL	0x00	
0x32	VBUSC_ Voltage ADC		Reserved VBUSC ADC Reserved							0x00	
0x33	VBUSC_		VBUSC_VOLTAGE[7:0]								
0x34	Voltage		Reserved VBUSC_VOLTAGE[10:8]							0x00	
0x35	UVP_ Reference		UVP_REF								
0x36	OVP_ Reference				OVP.	_REF				0xDC	
0x37	Status3		Reserved		ALARM_ LO	ALARM_ HI	TO_ 275MS	IN_U	JVLO	0x00	
0x38	Alert3		Reserved		ALERT_ ALARM_ LO	ALERT_ ALARM_ HI	ALERT_ TO_ 275MS	ALERT_ IN_UVL O_F	ALERT_ IN_UVL O_R	0x00	
0x39	Mask3		Reserved		M_ALER T_ALAR M_LO	M_ALER T_ALAR M_HI	M_ALER T_TO_ 275MS	M_ALER T_IN_UV LO_F	M_ALER T_IN_UV LO_R	0x00	



Table 3. I²C Register Map

Register Address	0x	00	Register Name	Manufacturer_ID					
Bits	Bit 7	Bit 7 Bit 6		Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Default	1	0	0	0	0	0	1	0	
Read/Write	R	R	R	R	R	R	R	R	
Bits	Name			Description					
Bit 7 to Bit 0	MANUFAC	CTURE_ID		MANUFACTURE_ID					

Register Address	0x	01	Register Name			Output_CV				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default	1	0	0	1	0	0	0	0		
Read/Write	RW	RW	RW RW RW RW RV							
Bits	Name			Description						
Bit 7 to Bit 0	OUT_0	CV[7:0]	VOUT_CV = (1) When 0x Range = (2) When 0x Range = (3) Default v Note: The R	OUT_CV[10: $11[5] = 0$, VOI $3V$ (0x0F0) to $11[5] = 1$, VOI $3V$ (0x096) to alue = 0x190	0](Decimal) x UT ratio = 0.00 21V (0x690) UT ratio = 0.00 32V (0x640) with VOUT ratio	ΔV $8V/V$: with $\Delta V = 12$. $5V/V$: with $\Delta V = 20$ r tio = $0.08V/V$	•	UT = 5V.		

Register Address	0x	02	Register Name	Output CV						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default	0	0	0	0	0	0	0	1		
Read/Write	R	R	R	R	R	RW	RW	RW		
Bits	Na	me		Description						
Bit 7 to Bit 3	Reserved Reserve			Reserved bits						
Bit 2 to Bit 0	OUT_C	V[10:8]		s of 11-bit OUT_CV[10:0] for output constant voltage (CV) setting. O1 register for detailed description.						



Register Address	0x03		Register Name			Output_CC		
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	1	0	1	1	0	0	1
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bits	Name		Description					
Bit 7 to Bit 0	OUT_0	CC[7:0]	output sense IOUT_CC = (1) When 0x Range = (2) When 0x Range = (3) When 0x Range = (4) When 0x Range = (5) Default v	of 9-bit OUT_e resistor R30 -0.15A + {OU' 0F[1:0] = 00 (0 0.306A (0x01 0F[1:0] = 01 (0 0.306A (0x02 0F[1:0] = 10 (0 0.306A (0x03 0F[1:0] = 11 (0 0.306A (0x04 alue = 0x159 C = 8.13A.	= $10m\Omega$, the T_CC[8:0](De GAIN_OCS = 3) to $12.114A$ GAIN_OCS = 6) to $5.982A$ (GAIN_OCS = 9) to $3.938A$ (GAIN_OCS = C) to $2.916A$	output CC carecimal) $\times \Delta l$ 10x): (0x1FF) with 20x): (0x1FF) with Δl 30x): (0x1FF) with Δl 40x): (0x1FF) with Δl	n be set as: ΔI = 24mA/ste ΔI = 12mA/ste ΔI = 8mA/step ΔI = 6mA/step	ер. o.

Register Address	0x	04	Register Name	Output_CC						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default	0	0	0	0	0	0	0	1		
Read/Write	R	R	R	R	R	R	R	RW		
Bits	Na	me		Description						
Bit 7 to Bit 1	Rese	erved	Reserved bits							
Bit 0	OUT_	CC[8]	Upper 1 bit of 9-bit OUT_CC[8:0] for output constant current (CC) setting. Refer to 0x03 register for detailed description.							



Register Address	0x	05	Register Name	Input_CV					
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Default	0	0	0	0	0	0	0	0	
Read/Write	R	R	RW	RW	RW	RW	RW	RW	
Bits	Name		Description						
Bit 7 to Bit 6	Rese	erved	Reserved bit	ts					
Bit 5 to Bit 0	IN_	.cv	VIN_CV = IN (1) When 0x Range = (2) When 0x Range =	Minimum input constant voltage (CV) setting. VIN_CV = IN_CV[5:0](Decimal) x ΔV (1) When 0x11[6] = 0, VIN ratio = 0.08V/V : Range = 0V (0x00) to 22.05V (0x3F) with ΔV = 350mV/step. (2) When 0x11[6] = 1, VIN ratio = 0.05V/V : Range = 0V (0x00) to 35.28V (0x3F) with ΔV = 560mV/step. (3) Default value = 0x00 with VIN ratio = 0.08V/V for default input CV =					

Register Address	0x06		Register Input_CC						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Default	1	1	1	1	1	1	1	1	
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW	
Bits	Na	me	Description						
Bit 7 to Bit 0	IN_C	C[7:0]	sense resisted IIN_CC = -0. (1) When 0x Range = (2) When 0x Range = (3) When 0x Range = (4) When 0x Range = (5) Default v	of 9-bit IN_CC or R29 = 10ms 45A + {IN_CC 0F[3:2] = 00 (0 0.318A (0x02 0F[3:2] = 01 (0 0.318A (0x04 0F[3:2] = 10 (0 0.318A (0x06 0F[3:2] = 11 (0 0.318A (0x08 alue = 0x1FF = 11.814A.	Ω, the input C C[8:0](Decima GAIN_ICS = 1 0) to 11.814A GAIN_ICS = 2 0) to 5.682A (GAIN_ICS = 3 0) to 3.638A (GAIN_ICS = 4 0) to 2.616A (C can be set a (I) $\times \Delta I$ } (I) $\times \Delta I$ }	as: ΔI = 24mA/ste ΔI = 12mA/ste ΔI = 8mA/step ΔI = 6mA/step	ep o.	

DS6191A-00 December 2022



Register Address	0x	07	Register Name	Input_CC						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default	0	0	0	0	0	0	0	1		
Read/Write	R	R	R	R	R	R	R	RW		
Bits	Na	me		Description						
Bit 7 to Bit 1	Rese	erved	Reserved bits							
Bit 0	IN_C	CC[8]	Upper 1 bit of 9-bit IN_CC[8:0] for input constant current (CC) setting. Refer to 0x06 register for detailed description.							

Register Address	0x	08	Register Name	Vref_SC						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default	0	0	0	1	0	0	1	0		
Read/Write	R	R	RW	RW	RW	RW	RW	RW		
Bits	Na	me		Description						
Bit 7 to Bit 6	Rese	erved	Reserved bits							
Bit 5 to Bit 0	VREI	sc	Slope compe	ope compensation ramp setting for internal use.						

Register Address	0x	09	Register Name	Vref_PSM					
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Default	0	1	1	0	1	1	1	0	
Read/Write	RW	RW	RW	V RW RW RW					
Bits	Na	me			Descr	iption			
Bit 7 to Bit 6	GAIN_\	/COMP	Vcomp gain	Vcomp gain setting for internal use.					
Bit 5 to Bit 0	VREF	_PSM	Minimum peak current setting of TON in PSM for internal use.						



Register Address	0x	0A	Register Name	Vref_POCP					
Bits	Bit 7	Bit 6	Bit 5	Bit 4 Bit 3 Bit 2 Bit 1 Bit 3					
Default	0	0	1	0	0	1	0	0	
Read/Write	R	R	RW	RW RW RW RW RW					
Bits	Na	me	Description						
Bit 7 to Bit 6	Rese	erved	Reserved bit	s					
Bit 5 to Bit 0	VREF_	POCP	Input peak current-limit setting. With input sense resistor R29 = 10mΩ, the input peak current limit can be set as: IPOCP = [0x0A[5:0](Decimal) x 0.4A] - 1.169A. (1) Range = 5.231A (0x10) to 24.031A (0x3F). (2) Default value = 0x24 for default IPOCP =13.231A.						

Register Address	0x	0B	Register Name	- I OVP					
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Default	0	0	0	1	1	0			
Read/Write	R	R	RW	RW	RW	RW			
Bits	Na	me	Description						
Bit 7 to Bit 6	Rese	erved	Reserved bits						
Bit 5 to Bit 4	OVP_DELA	Y_INT_SET	00:96μs	me setting for	10 : 288μs				
Bit 3 to Bit 2	OVP_DELA	Y_EXT_SET	OVP delay time setting for VBUSC and VBUSA pins. 00: 8μs (Default) 10: 32μs 01: 16μs 11: 64μs						
Bit 1 to Bit 0	OVP_I	LEVEL	OVP threshold 00 : Reserve 01 : 115%	•	10:120% 11:125%	,			



Register Address	0x	0C	Register Name	- I					
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Default	0	0	0	1	0				
Read/Write	RW	R	RW	RW RW RW RW					
Bits	Na	me			Descr	iption			
Bit 7	EN_IN	I_OVP	Enable or disable input OVP function. (Trip level = 27V): 0 : Disable 1 : Enable						
Bit 6	Rese	erved	Reserved bit	S					
Bit 5 to Bit 4	UVP_DELA	Y_INT_SET	00:256μs	me setting for	10:768μs				
Bit 3 to Bit 2	UVP_DELA	Y_EXT_SET	UVP delay time setting for VBUSC and VBUSA pins. 00 : 32µs (Default) 10 : 128µs 01 : 64µs 11 : 256µs						
Bit 1 to Bit 0	UVP_I	LEVEL	UVP threshold setting. 00 : 50%						

Register Address	0x	0D	Register Name	Setting1					
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Default	0	1	1	1	1	0	0	0	
Read/Write	RW	RW	RW	RW RW RW					
Bits	Na	me			Descr	ription			
Bit 7	F_C	CCM	Operation mode setting. 0 : Light load PSM 1 : Force CCM						
Bit 6 to Bit 5	SLEWF	RATE_R	Rising slew rate setting for DVS up. (1) For $0x11[5] = 0$, VOUT ratio = $0.08V/V$, $\Delta VOUT = 12.5mV/step$. (2) For $0x11[5] = 1$, VOUT ratio = $0.05V/V$, $\Delta VOUT = 20mV/step$. 00 : Slew rate = $\Delta VOUT/4\mu s$ 10 : Slew rate = $\Delta VOUT/16\mu s$ 01 : Slew rate = $\Delta VOUT/32\mu s$ (Default)						
Bit 4 to Bit 3	SLEWF	RATE_F	Falling slew rate setting for DVS down. (1) For $0x11[5] = 0$, VOUT ratio = $0.08V/V$, $\Delta VOUT = 12.5mV/step$. (2) For $0x11[5] = 1$, VOUT ratio = $0.05V/V$, $\Delta VOUT = 20mV/step$. $00 : Slew rate = \Delta VOUT/4\mu s 10 : Slew rate = \Delta VOUT/16\mu s$						
Bit 2 to Bit 0	FS	SW	01 : Slew rate = ΔVOUT/8μs 11 : Slew rate = ΔVOUT/32μs (Default) Switching frequency setting. 000 : 250kHz (Default) 100 : 615kHz 001 : 325kHz 101 : 730kHz 010 : 400kHz 110 : 845kHz 011 : 500kHz 111 : 960kHz						



Register Address	0x	0E	Register Name	Settings				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	1	0	0	0	0
Read/Write	RW	RW	RW	RW	R	RW	RW	RW
Bits	Na	me			Descr	iption		
Bit 7	EN_I	PWM	Enable or disable RT6191A. 0 : Disable 1 : Enable					
Bit 6	DIS_	INCV	Enable or disable input CV loop to ignore IN_CV setting. 0 : Enable					
Bit 5	DIS_	INCC	Enable or dis 0 : Enable	sable input CC	C loop to ignor 1 : Disable	e IN_CC setti	ng.	
Bit 4	EN_DISC	CHARGE	Enable or dis down operat 0 : Disable	-	ut discharge r 1 : Enable	esistor when	turn off by I2C	or in DVS
Bit 3	Rese	erved	Reserved bit	s				
Bit 2 to Bit 0	IR_CC	OMPR	Cable voltage drop compensation setting:000 : Disable (Default)100 : 80mΩ001 : $10mΩ$ 101 : $120mΩ$ 010 : $20mΩ$ 110 : $160mΩ$ 011 : $40mΩ$ 111 : $200mΩ$					

Register Address	0x	0F	Register Name Setting3					
Bits	Bit 7	Bit 6	Bit 5	5 Bit 4 Bit 3 Bit 2 Bit 1				
Default	0	0	0	0 1 0 0 0				
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bits	Na	me	Description					
Bit 7 to Bit 6	DT_	SEL	Dead time se 00 : 30ns (D 01 : 50ns	•	10:70ns 11:90ns			
Bit 5 to Bit 4	GM <u>.</u>	_EA	00 : 275μΑ/\	er gain setting V V (Default)	10:825μΑ/\			
Bit 3 to Bit 2	GAIN	I_ICS	Input averag 00 : 10x (De 01 : 20x		se gain setting 10:30x 11:40x] .		
Bit 1 to Bit 0	GAIN_OCS Output a 00 : 10x 01 : 20x			-	ense gain setti 10 : 30x 11 : 40x	ng.		



Register Address	0x	:10	Register Name	Setting4				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	1	0	0	0	0	0	1	0
Read/Write	RW	RW	RW RW R R RW					
Bits	Na	me	Description					
Bit 7 to Bit 6	ADC_A\	VG_SEL	Average times of ADC function. 00: 2 times					
Bit 5	I2C_S	SPEED	I2C speed set 0 : Bit rate = 1 : Bit rate =		lz.			
Bit 4	OCP4_T	IME_X10	OCP4 delay 0: x 1 1: x 10	time ratio.				
Bit 3 to Bit 2	Rese	erved	Reserved bits					
Bit 1	EN_	ADC	Enable or disable ADC function for 0x12 to 0x1B registers. 0 : Disable 1 : Enable					
Bit 0	DRIVER_	CHARGE	Enable or disable driver charge function. 0 : Disable					

Register Address	0x	11	Register Name	RAIIO					
Bits	Bit 7	Bit 6	Bit 5	Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 B					
Default	0	0	0	0 0					
Read/Write	RW	RW	RW R R R					R	
Bits	Na	me	Description						
Bit 7	SSP	_EN	Enable or disable spread spectrum function. 0 : Disable 1 : Enable						
Bit 6	VIN_F	RATIO	0: 0.08V/V	·	ut voltage setti 1 : 0.05V/V can be set wh		0.		
Bit 5	VOUT_	_RATIO	VOUT ratio selection for output voltage setting range. 0: 0.08V/V						
Bit 4	Rese	erved	Reserved bits						
Bit 3 to Bit 0	CHIP_V	ERSION	CHIP_VERSION						



Register Address	0x	12	Register Name Output_Voltage							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 0					
Default	0	0	0	0	0	0	0	0		
Read/Write	R	R	R	R R R R R						
Bits	Na	me	Description							
Bit 7 to Bit 0	OUT_VOL	TAGE[7:0]	Lower 8 bits of 11-bit OUT_VOLTAGE[10:0] for output voltage reporting. VOUT Reporting = OUT_VOLTAGE[10:0](Decimal) x Δ V (1) When 0x11[5] = 0, VOUT ratio = 0.08V/V : Range = 3V (0x0F0) to 25.5875V (0x7FF) with Δ V = 12.5mV/step. (2) When 0x11[5] = 1, VOUT ratio = 0.05V/V : Range = 3V (0x096) to 36V (0x708) with Δ V = 20mV/step.							

Register Address	0x	13	Register Output_Voltage					
Bits	Bit 7	Bit 6	Bit 5	Bit 4 Bit 3 Bit 2 Bit 1				
Default	0	0	0	0	0	0	0	0
Read/Write	R	R	R R R R					R
Bits	Na	me			Descr	ription		
Bit 7 to Bit 3	Rese	erved	Reserved bits					
Bit 2 to Bit 0	OUT_VOL	ΓAGE[10:8]	Upper 3 bits of 11-bit OUT_VOLTAGE[10:0] for output voltage reporting. Refer to 0x12 register for detail description.					orting.

Register Address	0x	14	Register Name	Output_Current					
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Default	0	0	0	0	0	0	0	0	
Read/Write	R	R	R	R	R	R	R	R	
Bits	Na	me		Description					
Bit 7 to Bit 0	OUT_CUR	:RENT[7:0]	reporting. W can be read IOUT Report (1) When 0x Range = (2) When 0x Range = (3) When 0x Range = (4) When 0x	ith output sens as below: ting = -0.15A - 0F[1:0] = 00 (0.0036A (0x0 0F[1:0] = 01 (0.0036A (0x0 0F[1:0] = 10 (0.0036A (0x0 0F[1:0] = 11 (se resistor R3 + {OUT_CURI GAIN_OCS = 0F) to 20.811. GAIN_OCS = 1E) to 10.33A GAIN_OCS = 2D) to 6.837A GAIN_OCS =	0 = 10mΩ, the RENT[10:0](D 10x): A (0x7FF) with 20x): A (0x7FF) with 30x): A (0x7FF) with 40x):	Let average curve output average curve output average curve $\Delta I = 10.24 \text{m}$ $\Delta I = 5.12 \text{mA/}$ $\Delta I = 3.413 \text{mA/}$ $\Delta I = 2.56 \text{mA/s}$	nA/step /step A/step	



Register Address	0x	15	Register Name		C	Output_Currer	nt		
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Default	0	0	0	0	0	0	0	0	
Read/Write	R	R	R	R	R	R	R	R	
Bits	Na	me	Description						
Bit 7 to Bit 3	Rese	erved	Reserved bits						
Bit 2 to Bit 0	OUT_CURI	OUT_CURRENT[10:8]		Upper 3 bits of 11-bit OUT_CURRENT[10:0] for output average current reporting. Refer to 0x14 register for detail description.					

Register Address	0x	16	Register Name		Input_Voltage					
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default	0	0	0	0	0	0	0	0		
Read/Write	R R		R	R	R	R	R	R		
Bits	Na	me	Description							
Bit 7 to Bit 0	IN_VOLTAGE[7:0] Lower 8 bi VIN Repor (1) When 0 Range (2) When 0		VIN Reportin (1) When 0x Range = (2) When 0x	ng = IN_VOLT 11[6] = 0, VIN 3V (0x0F0) to 11[6] = 1, VIN	AGE[10:0](De ratio = 0.08V	ecimal) x ΔV // : ‹7FF) with ΔV // :	ltage reporting			

Register Address	0x	17	Register Name	Input Voltage					
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Default	0	0	0	0	0	0	0	0	
Read/Write	R	R	R R R R F					R	
Bits	Na	me			Descr	iption			
Bit 7 to Bit 3	Rese	erved	Reserved bit	served bits					
Bit 2 to Bit 0	IN_VOLT/	AGE[10:8]			OLTAGE[10: detailed descr	0] for input vo iption.	ltage reporting	g.	



Register Address	0x	18	Register Name			Input_Current	:			
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default	0	0	0	0	0	0	0	0		
Read/Write	R R		R	R	R	R	R	R		
Bits	Na	me	Description							
Bit 7 to Bit 0	IN_CURF	RENT[7:0]	With input seas below: IIN Reporting (1) When 0x Range = (2) When 0x Range = (3) When 0x Range = (4) When 0x	ense resistor F g = -0.45A + { 0F[3:2] = 00 (0.0108A (0x0 0F[3:2] = 01 (0.0108A (0x0 0F[3:2] = 10 (0.0108A (0x0 0F[3:2] = 11 (R29 = 10 mΩ, $\frac{1}{2}$ IN_CURRENTIMES = $\frac{1}{2}$ D) to 20.511 GAIN_ICS = $\frac{2}{2}$ 5A) to 10.03A GAIN_ICS = $\frac{3}{2}$ 87) to 6.537A GAIN_ICS = $\frac{2}{2}$	A (0x7FF) wit 20x): a (0x7FF) with 30x): a (0x7FF) with	age current cally $\times \Delta I$ had $= 10.24$ mag $\Delta I = 5.12$ mA/ $\Delta I = 3.413$ mA	nA/step step /step		

Register Address	0x	19	Register Name			Input_Current	t		
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Default	0	0	0	0	0	0	0	0	
Read/Write	R	R	R R R R				R	R	
Bits	Na	me			Descr	iption			
Bit 7 to Bit 3	Rese	erved	Reserved bits						
Bit 2 to Bit 0	IN_CURRENT[10:8]			Upper 3 bits of 11-bit IN_CURRENT[10:0] for input average current reporting. Refer to 0x18 register for detailed description.					

Register Address	0x	1A	Register Name			Temperature				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default	0	0	0	0	0	0	0	0		
Read/Write	R	R	R	R	R	R	R	R		
Bits	Na	me		Description						
Bit 7 to Bit 0	TEMPERA			Lower 8 bits of 11-bit TEMPERATURE[10:0] for temperature reporting. The 11-bit TEMPERATURE[10:0] is used for external thermal sense by recording TSEN pin voltage. The temperature reporting range is from 0V to 2V with 1mV/step.						



Register Address	0x	1B	Register Name			Temperature			
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Default	0	0	0	0	0	0	0	0	
Read/Write	R	R	R R R R				R	R	
Bits	Na	me	Description						
Bit 7 to Bit 3	Rese	erved	Reserved bits						
Bit 2 to Bit 0	TEMPERATURE[7:0]			Upper 3 bits of 11-bit TEMPERATURE[10:0] for temperature reporting. Refer to 0x1A register for detailed description.					

Register Address	0x	1C	Register Name	Status1				
Bits	Bit 7	Bit 6	Bit 5	Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0				
Default	0	0	0	0 0 0 0 0				
Read/Write	R	R	R	R	R	R	R	R
Bits	Na	me			Desci	ription		
Bit 7	IN_0	OVP	OVP indicator for VIN pin. 0 : No fault 1 : Fault					
Bit 6	0	ГР	OTP indicator. 0 : No fault 1 : Fault					
Bit 5	INT_	UVP	UVP indicator for VOUT pin. 0 : No fault 1 : Fault					
Bit 4	INT_	OVP	OVP indicate 0 : No fault	or for VOUT p 1:	n. Fault			
Bit 3	EXT_L	JVP_C	UVP indicate 0 : No fault	or for VBUSC 1:	pin. Fault			
Bit 2	EXT_C	OVP_C	OVP indicator for VBUSC pin. 0 : No fault 1 : Fault					
Bit 1	EXT_L	JVP_A	UVP indicator for VBUSA pin. 0 : No fault 1 : Fault					
Bit 0	EXT_C	DVP_A	OVP indicator for VBUSA pin. 0: No fault 1: Fault					



Register Address	0x	1D	Register Name			Status2				
Bits	Bit 7	Bit 6	Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0							
Default	0	0	0	1 0 0 0 0						
Read/Write	R	R	R	R R R R R						
Bits	Na	me	Description							
Bit 7, Bit 5	Rese	Reserved		s						
Bit 6	Р	G	0 : VOUT Pi	Power good status indicator. 0 : VOUT Pin Voltage < 85% of setting or ≥ OVP trip threshold. 1 : OVP trip threshold > VOUT Pin Voltage ≥ 90% of setting.						
Bit 4	CV_	CV_CC		constant volta e. 1 : it will be active	CC mode.		ent (CC).			
Bit 3	00	OCP4		OCP4 indicator. 0: No fault						
Bit 2	00	CP3	(1) ADC fund (2) OUT_CU		d (0x10[1] = 1 (Register 0x1	14/0x15) > OC		G[7:0]		
Bit 1	oc	OCP2		OCP2 indicator. 0 : No fault						
Bit 0	oc	OCP1		(Register 0x23) with OCP2 Delay Time (Register 0x27). OCP1 indicator. 0: No fault						



Register Address	0x	1E	Register Name			Alert1				
Bits	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 B 0 0 0 0 0 0 0								
Default	0	0	0	0	0	0	0	0		
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW		
Bits	Na	me	Description							
Bit 7	ALERT_	ALERT_IN_OVP		ALERT pin ke ERT pin goes input OVP fau	P for VIN pin veeps high levent to low level. Just condition is a general to low the level. Just condition is a general to "1	I. removed, this	s bit can be ch	anged to		
Bit 6	ALER	г_ОТР	0 : No fault. 1 : Fault. AL Note: After C	ERT pin goes	eeps high leve to low level. dition is detect		n be changed	to default		
Bit 5	ALERT_I	NT_UVP	0 : No fault. 1 : Fault. AL Note: When	Internal flag to detect UVP for VOUT pin voltage. 0 : No fault. ALERT pin keeps high level. 1 : Fault. ALERT pin goes to low level. Note: When output UVP fault condition is removed, this bit can be changed to default setting "0" by writing this bit to "1" only.						
Bit 4	ALERT_I	NT_OVP	Internal flag to detect OVP for VOUT pin voltage. 0 : No fault. ALERT pin keeps high level. 1 : Fault. ALERT pin goes to low level. Note: When output OVP fault condition is removed, this bit can be changed to default setting "0" by writing this bit to "1" only.							
Bit 3	ALERT_E>	KT_UVP_C	0 : No fault. 1 : Fault. AL Note: When	ERT pin goes VBUSC UVP	eps high leve	n is removed,	this bit can be	e changed to		
Bit 2	ALERT_EX	KT_OVP_C	0 : No fault. 1 : Fault. AL Note: When	ERT pin goes VBUSC OVP	eps high leve	n is removed,	this bit can be	e changed to		
Bit 1	ALERT_E	KT_UVP_A	Internal flag to detect VBUSA UVP. 0: No fault. ALERT pin keeps high level. 1: Fault. ALERT pin goes to low level. Note: When VBUSA UVP fault condition is removed, this bit can be changed to default setting "0" by writing this bit to "1" only.							
Bit 0	ALERT_E	KT_OVP_A	0 : No fault. 1 : Fault. AL Note: When	lag to detect VBUSA OVP. ult. ALERT pin keeps high level ALERT pin goes to low level. nen VBUSA OVP fault condition is removed, this bit can be changetting "0" by writing this bit to "1" only.				e changed to		



Register Address	0x	1F	Register Name			Alert2				
Bits	Bit 7	Bit 6	Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 0 0 0 0 0							
Default	0	0	0	0	0	0	0	0		
Read/Write	RW	RW	RW RW RW RW					RW		
Bits	Na	me	Description							
Bit 7	ALERT_	ALERT_OTP_R		to detect OTP recovery. ALE overy. ALERT OTP recovery of y writing this b	ERT pin keeps pin goes to h condition is de	s low level. igh level.	ned. : can be chanç	ged to default		
Bit 6	ALERT_R	RAMP_PG	0 : ALERT p (1) Power of (2) Normal: 0 (3) DVS: Ou 1 : ALERT p (1) Power or (2) Normal: 0 (3) DVS: Ou	Internal flag to detect VOUT pin voltage status. 0 : ALERT pin keeps high level. (1) Power off: Output Voltage < 85% of setting. (2) Normal: OVP trip threshold > Output Voltage ≥ 90% of setting. (3) DVS: Output Voltage not reach to target level. 1 : ALERT pin becomes low level. (1) Power on: After 0x0E[7] from 0 to 1, Output Voltage ≥ 90% of setting. (2) Normal: Output Voltage < 85% of setting or ≥ OVP trip threshold. (3) DVS: Output Voltage reach to target level. Note: After this bit = 1, this bit can be changed to default setting "0" by writing this bit to "1" only.						
Bit 5	ALER	ALERT_TM1		 Internal flag to detect Timer1 status. 0 : Timer1 is disabled and ALERT pin keeps high level. Timer1 will begin to count if 0x30[6:4] ≠ 000, and ALERT pin keeps high level if Timer1 is still counting. 1 : Timer1 timeout completed. ALERT pin goes to low level. Note: After Timer1 finished counting, this bit can be changed to default sett "0" by writing this bit to "1" only. 						
Bit 4	ALERT	r_WDT	 Internal flag to detect watchdog timer status. 0 : Watchdog is disabled and ALERT pin keeps high level. Watchdog will begin to count if 0x30[2:0] ≠ 000, and ALERT pin goes to log level. 1 : Watchdog timeout completed. ALERT will keep low level and RT6191A will be reset to default setting including all I2C registers except 0x1F[4] and 0x30. Note: After watchdog timer finished counting, this bit can be changed to default setting "0" by writing this bit to "1" only 							
Bit 3	ALERT	_OCP4	setting "0" by writing this bit to "1" only. Internal flag to detect OCP4. 0: No fault. ALERT pin keeps high level. 1: Fault. ALERT pin goes to low level. This bit will be changed to 1 only when: (1) ADC function is enabled (0x10[1] = 1). (2) {IN_CURRENT[10:3] (Register 0x18/0x19) - OUT_CURRENT[10:3] (Register 0x14/0x15)} > OCP4_SETTING[7:0] (Register 0x25) with OCP4 Delay Time (Register 0x28[3:2]). Note: When OCP4 fault condition is removed, this bit can be changed to defasetting "0" by writing this bit to "1" only.							

Copyright © 2022 Richtek Technology Corporation. All rights reserved. DS6191A-00 December 2022



Bits	Name	Description
Bit 2	ALERT_OCP3	Internal flag to detect OCP3. 0: No fault. ALERT pin keeps high level. 1: Fault. ALERT pin goes to low level. This bit will be changed to 1 only when: (1) ADC function is enabled (0x10[1] = 1). (2) OUT_CURRENT[10:3] (Register 0x14/0x15) > OCP3_SETTING[7:0] (Register 0x24) with OCP3 Delay Time (Register 0x28[1:0]). Note: When OCP3 fault condition is removed, this bit can be changed to default setting "0" by writing this bit to "1" only.
Bit 1	ALERT_OCP2	Internal flag to detect OCP2. 0 : No fault. ALERT pin keeps high level. 1 : Fault. ALERT pin goes to low level. This bit will be changed to 1 only when: (1) ADC function is enabled (0x10[1] = 1). (2) OUT_CURRENT[10:3] (Register 0x14/0x15) > OCP2_SETTING[7:0] (Register 0x23) with OCP2 Delay Time (Register 0x27). Note: When OCP2 fault condition is removed, this bit can be changed to default setting "0" by writing this bit to "1" only.
Bit 0	ALERT_OCP1	Internal flag to detect OCP1. 0: No fault. ALERT pin keeps high level. 1: Fault. ALERT pin goes to low level. This bit will be changed to 1 only when: (1) ADC function is enabled (0x10[1] = 1). (2) OUT_CURRENT[10:3] (Register 0x14/0x15) > OCP1_SETTING[7:0] (Register 0x22) with OCP1 Delay Time (Register 0x26). Note: When OCP1 fault condition is removed, this bit can be changed to default setting "0" by writing this bit to "1" only.



Register Address	0x	20	Register Name			Mask1		
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	1	1	1	1	1	1	1	1
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bits	Na	me			Descr	iption		
Bit 7	M_ALERT	_IN_OVP	Mask interna 0 : Mask	al flag output o	of OVP for VIN	l pin voltage to	o ALERT pin.	
Bit 6	M_ALEF	RT_OTP	Mask internal flag output of OTP to ALERT pin. 0 : Mask					
Bit 5	M_ALERT	_INT_UVP	Mask interna 0 : Mask	al flag output o	of UVP for VO	UT pin voltage	e to ALERT pi	n.
Bit 4	M_ALERT	_INT_OVP	Mask interna 0 : Mask	al flag output o	of OVP for VO ot mask	UT pin voltag	e to ALERT pi	n.
Bit 3	M_ALER UVF		Mask interna 0 : Mask	al flag output o	of VBUSC UVI	o to ALERT pi	in.	
Bit 2	M_ALER OVI		Mask interna 0 : Mask	al flag output o	of VBUSC OVI	P to ALERT p	in.	
Bit 1	M_ALER UVI		Mask internal flag output of VBUSA UVP to ALERT pin. 0 : Mask					
Bit 0	M_ALER OVI	RT_EXT_ P_A	Mask interna 0 : Mask	al flag output o 1:No	of VBUSA OVI ot mask	o to ALERT p	in.	



Register Address	0x	21	Register Name			Mask2		
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	1	1	1	1	1	1	1	1
Read/Write	RW	RW RW RW RW RW R						
Bits	Na	me			Descr	iption		
Bit 7	M_ALER	Γ_OTP_R	Mask interna 0 : Mask	al flag output o 1 : No	of OTP recove ot mask	ry to ALERT រុ	oin.	
Bit 6	M_ALERT_	RAMP_PG	Mask interna 0 : Mask	• .	of VOUT pin voort mask	oltage status t	to ALERT pin.	
Bit 5	M_ALEF	RT_TM1	Mask interna 0 : Mask	al flag output o 1:No	of Timer1 to Allot mask	LERT pin.		
Bit 4	M_ALEF	RT_WDT	Mask interna 0 : Mask	al flag output o	of watchdog tir ot mask	ner to ALERT	pin.	
Bit 3	M_ALER	T_OCP4	Mask interna 0 : Mask	al flag output o	of OCP4 to AL ot mask	ERT pin.		
Bit 2	M_ALER	T_OCP3	Mask interna 0 : Mask	al flag output o	of OCP3 to AL ot mask	ERT pin.		
Bit 1	M_ALER	M_ALERT_OCP2 Mask internal flag output of OCP2 to ALERT pin. 0 : Mask 1 : Not mask						
Bit 0	M_ALER	T_OCP1	Mask interna 0 : Mask	al flag output o	of OCP1 to AL ot mask	ERT pin.		

Register Address	0x	22	Register Name	OCP1_Setting						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default	0	1	0	1	0	0	0	1		
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW		
Bits	Na	me	Description							
Bit 7 to Bit 0	OCP1_S	SETTING	OCP1 = -0.1 (1) When 0xi Range = (2) When 0xi Range = (3) When 0xi Range = (4) When 0xi Range =	5A + OCP1_S 0F[1:0] = 00 (0.3415A (0x0 0F[1:0] = 01 (0.3415A (0x0 0F[1:0] = 10 (0.3415A (0x1 0F[1:0] = 11 (0.3415A (0x1 alue = 0x51 w	SETTING[7:0] GAIN_OCS = 6) to 20.7396. GAIN_OCS = C) to 10.2948 GAIN_OCS = 2) to 6.8132A GAIN_OCS = 8) to 5.0724A	A (0xFF) with 20x): A (0xFF) with 30x): $(0xFF)$ with Δ	I $\Delta I = 81.92 \text{m/s}$ $\Delta I = 40.96 \text{m/s}$ $\Delta I = 27.307 \text{m/s}$ $\Delta I = 20.48 \text{m/s}$	A/step. A/step. A/step. step.		



Register Address	0x	23	Register Name		(OCP2_Setting)	
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	1	1	0	0	1	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bits	Na	me	Description					
Bit 7 to Bit 0	OCP2_S	SETTING	With output sense resistor R30 = 10mΩ, the OCP2 can be set as below: OCP2 = -0.15A + OCP2_SETTING[7:0](Decimal) x ΔI (1) When 0x0F[1:0] = 00 (GAIN_OCS = 10x): Range = 0.3415A (0x06) to 20.7396A (0xFF) with ΔI = 81.92mA/step. (2) When 0x0F[1:0] = 01 (GAIN_OCS = 20x): Range = 0.3415A (0x0C) to 10.2948A (0xFF) with ΔI = 40.96mA/step. (3) When 0x0F[1:0] = 10 (GAIN_OCS = 30x): Range = 0.3415A (0x12) to 6.8132A (0xFF) with ΔI = 27.307mA/step. (4) When 0x0F[1:0] = 11 (GAIN_OCS = 40x): Range = 0.3415A (0x18) to 5.0724A (0xFF) with ΔI = 20.48mA/step. (5) Default value = 0x64 with 0x0F[1:0] = 00 (GAIN_OCS = 10x) for default					

Register Address	0x	24	Register Name		(OCP3_Setting)		
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Default	1	1	1	1	1	1	1	1	
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW	
Bits	Na	me	Description						
Bit 7 to Bit 0	OCP3_S	SETTING	OCP3 = -0.1 (1) When 0x Range = (2) When 0x Range = (3) When 0x Range = (4) When 0x Range = (5) Default v	5A + OCP3_5 0F[1:0] = 00 (0 0.3415A (0x0 0F[1:0] = 01 (0 0.3415A (0x0 0F[1:0] = 10 (0 0.3415A (0x1 0F[1:0] = 11 (0 0.3415A (0x1	SETTING[7:0] GAIN_OCS = 6) to 20.7396. GAIN_OCS = C) to 10.2948 GAIN_OCS = 2) to 6.8132A GAIN_OCS = 8) to 5.0724A	A $(0xFF)$ with $20x$): BA $(0xFF)$ with $30x$): $(0xFF)$ with Δ	I $\Delta I = 81.92 \text{mA}$ $\Delta I = 40.96 \text{mA}$ $\Delta I = 27.307 \text{mA}$ $\Delta I = 20.48 \text{mA}$	√step. √step. √step. step.	



Register Address	0x	25	Register Name	OCP4_Setting					
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Default	1	1	1 1 1 1 1					1	
Read/Write	RW	RW	RW RW RW RW						
Bits	Na	me	Description						
Bit 7 to Bit 0	OCP4_S	SETTING	can be set a: OCP4 = -0.3 (1) When 0x Range = (2) When 0x Range = (3) When 0x Range = (4) When 0x Range = (5) Default v	s below: A + {OCP4_S 0F[3:2] = 00 (0.3554A (0x0 0F[3:2] = 01 (0.3554A (0x0 0F[3:2] = 10 (0.3554A (0x1 0F[3:2] = 11 (0.3554A (0x1	r and with input GETTING[7:0](GAIN_ICS = 1 7) to 20.6715, GAIN_ICS = 2 F) to 10.1858, GAIN_ICS = 3 7) to 6.6905A GAIN_ICS = 4 F) to 4.9429A vith 0x0F[3:2]	Decimal) + 1} 0x): A (0xFF) with 20x): A (0xFF) with 30x): (0xFF) with Δ 10x): (0xFF) with Δ	x ΔI ΔI = 81.92mA ΔI = 40.96mA ΔI = 27.307mA ΔI = 20.48mA/s	√step. √step. √step. step.	

Register Address	0x	26	Register Name	OCP1 Delay Time						
Bits	Bit 7	Bit 6	Bit 5	Bit 4 Bit 3 Bit 2 Bit 1 Bit 0						
Default	0	0	0	0 0 1 1 0						
Read/Write	RW	RW	RW	RW RW RW RW RW						
Bits	Na	me	Description							
Bit 7	OCP1_T	IME_LSB	Time step se 0 : 8ms	election for OC 1:3	,	9 :				
Bit 6 to Bit 0	OCP1_	TIMING	With 0x26[7], OCP1 delay time can be set as below: OCP1 Delay Time = OCP1_TIMING[6:0](Decimal) x Δt (1) When 0x26[7] = 0: Range = 0ms (0x00) to 1.016s (0x7F) with Δt = 8ms/step. (2) When 0x26[7] = 1: Range = 0ms (0x80) to 4.064s (0xFF) with Δt = 32ms/step. (3) Default value = 0x0D for default OCP1 delay time = 104ms.							



Register Address	0x	27	Register Name	OCP2 Delay Time					
Bits	Bit 7	Bit 6	Bit 5	Bit 4 Bit 3 Bit 2 Bit 1					
Default	0	0	0	0 0 0 0					
Read/Write	RW	RW	RW RW RW RW						
Bits	Na	me	Description						
Bit 7	OCP2_T	IME_LSB	Time step se 0 : 8ms	election for OC 1:3	•	э:			
Bit 6 to Bit 0	OCP2_	TIMING	OCP2 Delay (1) When 0x Range = (2) When 0x Range =	0ms (0x00) to	2_TIMING[6:0 0 1.016s (0x7F 0 4.064s (0xFF](Decimal) x Δ F) with Δ t = 8nF) with Δ t = 32	ns/step. 2ms/step.		

Register Address	0x	28	Register OCP Enable							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default	0	0	1	1 1 0 0 0						
Read/Write	RW	RW	RW	RW RW RW RW						
Bits	Na	me	Description							
Bit 7	OCP4	4_EN	Enable or disable OCP4. 0: Disable 1: Enable							
Bit 6	OCP:	3_EN	Enable or dis 0 : Disable	sable OCP3. 1:	Enable					
Bit 5	OCP:	2_EN	Enable or dis 0 : Disable	sable OCP2. 1:	Enable					
Bit 4	OCP ⁻	1_EN	Enable or dis 0 : Disable	sable OCP1. 1:	Enable					
Bit 3 to Bit 2	OCP4_	TIMING	OCP4 delay time setting: 00 : 50ms							
Bit 1 to Bit 0	OCP3_	TIMING	OCP3 delay 00 : 0ms	-	10 : 10)ms 11	: 20ms			



Register Address	0x	29	Register Name			Setting5			
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Default	0	0	0	0	0	0	0	0	
Read/Write	RW	RW	RW RW RW F						
Bits	Na	me			Descr	iption			
Bit 7	PROTECT	_PATH_C	0: Turn off	C status when cower path C original status	by GPC.		ath A.		
Bit 6	PROTECT	PATH_A	Power path A status when fault happens on power path C. 0: Turn off power path A by GPA. 1: Remain original status of power path A.						
Bit 5	PROTECT	T_PATH_1	0 : Turn off	th status wher each power pa original status	ath by GPC ar	nd GPA.			
Bit 4	PATH_FI	_OATING	All power pa 0 : Keep orig 1 : Floating		by making G	PC and GPA	to tri-state.		
Bit 3	PATH_(C_TYPE	External MO 0: N-MOS	S type for pov 1: P-l	-				
Bit 2	PATH_/	A_TYPE	External MOS type for power path A. 0: N-MOS 1: P-MOS						
Bit 1	POWER_I	PATH_GC	Enable or disable GPC pin. 0 : Disable 1 : Enable						
Bit 0	POWER_	PATH_GA	Enable or dis	sable GPA pin 1:En					

Register Address	0x	2A	Register Name	Power Path CVP/UVP				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0 0 1 1 1					1
Read/Write	R	R	R R RW RW RW					RW
Bits	Na	me	Description					
Bit 7 to Bit 4	Rese	erved	Reserved bits					
Bit 3	DIS_EXT	_UVP_C	Disable VBU 0 : Enable	ISC UVP. 1 : D	isable			
Bit 2	DIS_EXT	_OVP_C	Disable VBU 0 : Enable	ISC OVP. 1: D	isable			
Bit 1	DIS_EXT	_UVP_A	Disable VBUSA UVP. 0 : Enable 1 : Disable					
Bit 0	DIS_EXT	_OVP_A	Disable VBU 0 : Enable	ISA OVP. 1: D	isable			



Register Address	0x	2B	Register Name	PPS						
Bits	Bit 7	Bit 6	Bit 5	Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bi						
Default	1	1	0	0 0 0 0 0						
Read/Write	RW	RW	RW	RW	R	R	R	R		
Bits	Na	me		Description						
Bit 7	DIS_AL/	ARM_LO	Disable VBUSC alarm low detection. 0 : Enable							
Bit 6	DIS_AL	ARM_HI	Disable VBU 0 : Enable	SC alarm high	h detection. isable					
Bit 5	UVP_	_PPS	0 : Keep UV	•	0C[1:0]) settir 5[7:0]) setting	•				
Bit 4	OVP_	_PPS	OVP threshold control bit. 0 : Keep OVP_LEVEL (0x0B[1:0]) setting. 1 : Follow OVP_REF (0x36[7:0]) setting.							
Bit 3 to Bit 0	Rese	erved	Reserved bit	Reserved bits						

Register Address	0x	2C	Register Name	VBUSC Alarm High Threshold					
Bits	Bit 7	Bit 6	Bit 5	Bit 4 Bit 3 Bit 2 Bit 1					
Default	1	1	1	1	1	1	1	1	
Read/Write	RW	RW	RW	RW RW RW RW					
Bits	Na	me		Description					
Bit 7 to Bit 0	ALARM	_HI[7:0]	Lower 8 bits of 11-bit ALARM_HI[10:0] for VBUSC Alarm High threshold settin VBUSC Alarm Hi = ALARM_HI[10:0](Decimal) x ΔV (1) When 0x11[5] = 0, VOUT ratio = 0.08V/V: Range = 3V (0x0F0) to 25.5875V (0x7FF) with ΔV = 12.5mV/step. (2) When 0x11[5] = 1, VOUT ratio = 0.05V/V: Range = 3V (0x096) to 36V (0x708) with ΔV = 20mV/step. (3) Default value = 0x7FF with VOUT ratio = 0.08V/V for default VBUSC Alarm High threshold = 25.5875V.						



Register Address	0x	2D	Register Name VBUSC Alarm High Threshold					
Bits	Bit 7	Bit 6	Bit 5	Bit 4 Bit 3 Bit 2 Bit 1				Bit 0
Default	0	0	0	0	0	1	1	1
Read/Write	R	R	R R R RW RW					RW
Bits	Na	me			Descr	iption		
Bit 7 to Bit 3	Rese	erved	Reserved bits					
Bit 2 to Bit 0	ALARM_	_HI[10:8]	Upper 3 bits of 11-bit ALARM_HI[10:0] for VBUSC Alarm High thresh Refer to 0x2C register for detailed description.				shold setting.	

Register Address	0x	2E	Register Name VBUSC Alarm Low Threshold						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Default	0	0	0	0	0	0	0	0	
Read/Write	RW	RW	RW	RW RW RW RW					
Bits	Na	me	Description						
Bit 7 to Bit 0	ALARM <u>.</u>	_LO[7:0]	Lower 8 bits of 11-bit ALARM_LO[10:0] for VBUSC Alarm Low threshold VBUSC Alarm Lo = ALARM_LO[10:0](Decimal) x ΔV (1) When 0x11[5] = 0, VOUT ratio = 0.08V/V: Range = 3V (0x0F0) to 25.5875V (0x7FF) with ΔV = 12.5mV/step. (2) When 0x11[5] = 1, VOUT ratio = 0.05V/V: Range = 3V (0x096) to 36V (0x708) with ΔV = 20mV/step. (3) Default value = 0x000 with VOUT ratio = 0.08V/V for default VBUS Low threshold = 0V.					∋ p.	

Register Address	0x	2F	Register VBUSC Alarm Low Threshold					
Bits	Bit 7	Bit 6	Bit 5	Bit 4 Bit 3 Bit 2 Bit 1 I				
Default	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R R R RW RW RW				
Bits	Na	me			Descr	iption		
Bit 7 to Bit 3	Rese	erved	Reserved bit	ts				
Bit 2 to Bit 0	ALARM_	LO[10:8]	Upper 3 bits of 11-bit ALARM_LO[10:0] for VBUSC Alarm Low threshold Refer to 0x2E register for detailed description.					shold setting.



Register Address	0x	30	Register Watchdog					
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	R	RW	RW RW R RW RW					RW
Bits	Na	me	Description					
Bit 7, Bit 3	Rese	erved	Reserved bits					
Bit 6 to Bit 4	TIMER	1_SEL	Timer1 timeout setting. The ALERT pin will go low when Timer1 finishes counting. 000: Disable (Default) 100: 3s 001: 0.5s 101: 4s 010: 1s 110: 6s 011: 2s 111: 8s					
Bit 2 to Bit 0	WATCHE	OOG_SEL	Watchdog timeout setting. Watchdog timer will start counting if ALERT pin goes low, and it will be I2C access. 000: Disable (Default) 100: 3s 001: 0.5s 101: 4s 010: 1s 110: 6s 011: 2s 111: 8s					

Register Address	0x	32	Register Name VBUSC_Voltage ADC					
Bits	Bit 7	Bit 6	Bit 5	Bit 5 Bit 4 Bit 3 Bit 2 Bit 1				
Default	0	0	0	0	0	0	0	0
Read/Write	R	R	R R R RW R					
Bits	Na	me			Desci	ription		
Bit 7 to Bit 2 Bit 0	Rese	erved	Reserved bits					
Bit 1	VBUSC ADC Enable ADC 0 : Disable				/BUSC Voltag : Enable	e.		

Register Address	0x33 Register VBUSC_Voltage								
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 0				
Default	0	0	0	0	0	0	0	0	
Read/Write	R	R	R	R R R R					
Bits	Na	me	Description						
Bit 7 to Bit 0	VBUSC_VC	LTAGE[7:0]	VBUSC Rep (1) When 0x Range = (2) When 0x	of 11-bit VBUSC_VOLTAGE[10:0] for VBUSC voltage reporting. orting = VBUSC_VOLTAGE[10:0](Decimal) x Δ V 11[5] = 0, VOUT ratio = 0.08V/V : 3V (0x0F0) to 25.5875V (0x7FF) with Δ V = 12.5mV/step. 11[5] = 1, VOUT ratio = 0.05V/V : 3V (0x096) to 36V (0x708) with Δ V = 20mV/step.					

DS6191A-00 December 2022



Register Address	0x	34	Register VBUSC_Voltage					
Bits	Bit 7	Bit 6	Bit 5	Bit 4 Bit 3 Bit 2 Bit 1				Bit 0
Default	0	0	0	0	0	0	0	1
Read/Write	R	R	R R R RW RW				RW	
Bits	Na	me			Descr	iption		
Bit 7 to Bit 3	Rese	erved	Reserved bits					
Bit 2 to Bit 0	_	/OLTAGE):8]	Upper 3 bits of 11-bit VBUSC_VOLTAGE[10:0] for VBUSC voltage re Refer to 0x33 register for detailed description.				reporting.	

Register Address	0x	0x35 Register Name UVP_Reference							
Bits	Bit 7	Bit 6	Bit 5	Bit 4 Bit 3 Bit 2 Bit 1 Bit					
Default	0	0	1	0	0	0	0	1	
Read/Write	RW	RW	RW	RW RW RW RW RW					
Bits	Na	me	Description						
Bit 7 to Bit 0	UVP_	_REF	When $0x2B[5] = 1$, UVP threshold can be adjusted independent as below UVP = UVP_REF[7:0](Decimal) $\times \Delta V$ (1) When $0x11[5] = 0$, VOUT ratio = $0.08V/V$: Range = $0V$ ($0x00$) to $25.5V$ ($0xFF$) with $\Delta V = 0.1V/step$. (2) When $0x11[5] = 1$, VOUT ratio = $0.05V/V$: Range = $0V$ ($0x00$) to $36V$ ($0xE1$) with $\Delta V = 0.16V/step$. (3) Default value = $0x21$ with VOUT ratio = $0.08V/V$ for UVP_REF = 3.3						

Register Address	0x	36	Register Name	OVP_Reference					
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Default	1	1	0	1	1	1	0	0	
Read/Write	RW	RW	RW	RW RW RW RW					
Bits	Na	me	Description						
Bit 7 to Bit 0	OVP <u>.</u>	_REF	When 0x2B[4] = 1, OVP threshold can be adjusted independent as below: OVP = OVP_REF[7:0](Decimal) x ΔV (1) When 0x11[5] = 0, VOUT ratio = 0.08V/V: Range = 0V (0x00) to 25.5V (0xFF) with ΔV = 0.1V/step. (2) When 0x11[5] = 1, VOUT ratio = 0.05V/V: Range = 0V (0x00) to 36V (0xE1) with ΔV = 0.16V/step. (3) Default value = 0xDC with VOUT ratio = 0.08V/V for OVP_REF = 22V.						



Register Address	0x	37	Register Name	Status3					
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Default	0	0	0 0 0 0						
Read/Write	R	R	R	R	R	R	R	R	
Bits	Na	me			Descr	iption			
Bit 7 to Bit 5	Rese	erved	Reserved bit	:s					
Bit 4	ALAR	M_LO	(0x2B[7] = 0) 0 : VBUSC_	VBUSC alarm low indicator when VBUSC alarm low detection is enabl (0x2B[7] = 0). 0: VBUSC_VOLTAGE[10:0] > ALARM_LO[10:0] 1: VBUSC_VOLTAGE[10:0] < ALARM_LO[10:0]					
Bit 3	ALAR	RM_HI	(0x2B[6] = 0) 0 : VBUSC_). VOLTAGE[10	ator when VE 0:0] < ALARM_ 0:0] > ALARM_	_HI[10:0]	high detection	n is enabled	
Bit 2	TO_2	75MS	275ms timeout indicator for DVS operation. 0: 275ms timer is counting after OUT_CV[10:0] is changed for DVS operation. 1: Timeout completed when ALERT not go low after 275ms.						
Bit 1	IN_U	JVLO	VIN pin UVLO indicator. 00 : VIN pin voltage < 2.7V (typ.) 01/10 : Reserved						
Bit 0			11: VIN pin	11: VIN pin voltage > 3V (typ.)					




Register Address	0x	38	Register Name			Alert3			
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Default	0	0	0	0	0	0	0	0	
Read/Write	R	R	R	RW	RW	RW	RW	RW	
Bits	Na	me			Descr	iption			
Bit 7 to Bit 5	Rese	erved	Reserved bit	s					
Bit 4	ALERT_A	LARM_LO	Internal flag to detect VBUSC status when VBUSC alarm low detection enabled (0x2B[7] = 0). 0: VBUSC_VOLTAGE[10:0] > ALARM_LO[10:0] 1: VBUSC_VOLTAGE[10:0] < ALARM_LO[10:0] Note: After VBUSC_VOLTAGE[10:0] < ALARM_LO[10:0], this bit can changed to "0" by writing this bit to "1" only.						
Bit 3	ALERT_A	.LARM_HI	Internal flag to detect VBUSC status when VBUSC alarm high detection is enabled (0x2B[6] = 0). 0: VBUSC_VOLTAGE[10:0] < ALARM_HI[10:0] 1: VBUSC_VOLTAGE[10:0] > ALARM_HI[10:0] Note: After VBUSC_VOLTAGE[10:0] > ALARM_HI[10:0], this bit can be changed to "0" by writing this bit to "1" only.						
Bit 2	ALERT_T	O_275MS	0: 275ms til 1: Timeout Note: When	to detect 275r mer is countin completed wh 275ms timeou s bit to "1" onl	g after OUT_0 en ALERT no ut condition is	CV[10:0] is ch t go low after	anged for DV 275ms.		
Bit 1	ALERT_IN	I_UVLO_F	Internal flag to detect VIN pin UVLO falling. 0: VIN pin voltage > 2.7V (typ.) 1: VIN pin voltage < 2.7V (typ.) Note: After VIN pin voltage < 2.7V, this bit can be changed to "0" by writing this bit to "1" only.						
Bit 0	ALERT_IN	I_UVLO_R	Internal flag to detect VIN pin UVLO rising. 0: VIN pin voltage < 3V (typ.) 1: VIN pin voltage > 3V (typ.) Note: After VIN pin voltage > 3V, this bit can be changed to "0" by writing this to "1" only.						



Register Address	0x39		Register Name			Mask3			
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Default	0	0	0	0	0	0	0	0	
Read/Write	R	R	R	RW	RW	RW	RW	RW	
Bits	Na	me			Descr	iption			
Bit 7 to Bit 5	Rese	erved	Reserved bit	s					
Bit 4	M_ALERT_ALARM_LO			k internal flag output of VBUSC status when VBUSC alarm lovellold (0x2B[7] = 0) to ALERT pin. Mask 1 : Not mask				detection is	
Bit 3	M_ALERT_	ALARM_HI		2B[6] = 0) to A	of VBUSC stat LERT pin. lot mask	us when VBU	SC alarm high	n detection is	
Bit 2	M_ALERT_	TO_275MS	Mask interna 0 : Mask	ternal flag output of 275ms timeout for DVS operation to ALERT k 1: Not mask				ERT pin.	
Bit 1	M_ALERT_	IN_UVLO_F	Mask interna 0 : Mask	rnal flag output of VIN pin UVLO falling to ALERT pin. 1:Not mask					
Bit 0	M_ALERT_I	IN_UVLO_R	Mask interna 0 : Mask		of VIN pin UVL lot mask	O rising to AL	ERT pin.		



Outline Dimension




Note: The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Cymhol	Dimensions I	n Millimeters	Dimension	s In Inches
Symbol	Min	Max	Min	Max
А	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A3	0.175	0.250	0.007	0.010
b	0.150	0.250	0.006	0.010
D	4.950	5.050	0.195	0.199
D2	3.250	3.500	0.128	0.138
Е	4.950	5.050	0.195	0.199
E2	3.250	3.500	0.128	0.138
е	0.4	100	0.0)16
L	0.350	0.450	0.014	0.018

W-Type 40L QFN 5x5 Package



Footprint Information




	Number of	Number of Footprint Dimension (mm)									Toloropoo
Package	Pin	Р	Ax	Ay	Вх	Ву	С	D	Sx	Sy	Tolerance
V/W/U/XQFN5*5-40	40	0.40	5.80	5.80	4.10	4.10	0.85	0.20	3.40	3.40	±0.05




Packing Information

Tape and Reel Data



Package Type	Tape Size (W1) (mm)	Pocket Pitch (P) (mm)	Reel Si	ze (A) (in)	Units per Reel	Trailer (mm)	Leader (mm)	Reel Width (W2) Min./Max. (mm)
QFN/DFN 5x5	12	8	180	7	1,500	160	600	12.4/14.4



- C, D and K are determined by component size. The clearance between the components and the cavity is as follows:
- For 12mm carrier tape: 0.5mm max.

Tape Size	W1	Р		В		F		Ø٦		Н
Tape Size	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.
12mm	12.3mm	7.9mm	8.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	0.6mm

DS6191A-00



Tape and Reel Packing

Step	Photo / Description	Step	Photo / Description
1	Reel 7"	4	RICHTEK MARY MARY MARY MARY MARY MARY MARY MARY
2	Mental Marie Control C	5	
3	HIC & Desiccant (1 Unit) inside Caution label is on backside of Al bag	6	Outer box Carton A

Container	R	Reel Box			Вох				Carton		
Package	Size	Units	Item	Size(cm)	Weight(Kg)	Reels	Units	Item	Size(cm)	Boxes	Unit
OEN/DEN 5.5	7"		Box A	18.3*18.3*8.0	0.1	3	4,500	Carton A	38.3*27.2*38.3	12	54,000
QFN/DFN 5x5	7"	1,500	Box E	18.6*18.6*3.5	0.03	1	1,500		For Combined or Ur	n-full Reel.	



Packing Material Anti-ESD Property

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
Ω /cm 2	10 ⁴ ~ 10 ¹¹					

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.



Datasheet Revision History

Version	Date	Description	Item
			General Description on P1
			Features on P1
00	2022/42/40	Final 9 Madifi	Operation on P6, P8, P10, P11
00	2022/12/19	Final & Modify	Recommended BOM on P23
		Application Information on P31, P33, P34, P36, P38	
			I2C Register on P38, P48