


3A, 24V, 800kHz, ACOT™ Step-Down Converter

General Description

The RT6217F is a high-efficiency, monolithic synchronous step-down DC-DC converter that can deliver up to 3A output current from a 4.5V to 24V input supply. The RT6217F adopts ACOTTM architecture to allow the transient response to be improved and keep in constant frequency. Cycle-by-cycle current limit provides protection against shorted outputs and soft-start eliminates input current surge during start-up. Fault conditions also include output under voltage protection and thermal shutdown.

Ordering Information



Note:

Richtek products are:

- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.

Marking Information

0P=DNN

0P= : Product Code DNN : Date Code


Features

- Integrated 85m Ω /40m Ω MOSFETs
- 4.5V to 24V Supply Voltage Range
- 800kHz Switching Frequency
- ACOTTM Control
- 0.791V ± 1.5% Voltage Reference
- Monotonic Start-Up into Pre-biased Outputs
- Output Adjustable from 0.791V to 6V
- Compact package: TSOT-23-8 (FC)

Applications


- Set Top Box
- Portable TV
- · Access Point Router
- DSL Modem
- LCDTV

Pin Configurations



TSOT-23-8 (FC)

Simplified Application Circuit




Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



Functional Pin Description

Pin No.	Pin Name	Pin Function
1	MODE	Mode Selection Input. Set MODE pin high will force RT6217F into CCM. Connect MODE to VIN with a 100k Ω resistor for CCM application. Connect MODE pin to ground to force RT6217F into Pulse Skipping Mode for light load. Do not float MODE pin.
2	VIN	Input Voltage. Support 4.5V to 24V Input Voltage. Must bypass with a suitable large ceramic capacitor at this pin.
3	SW	Switch node. Connect to external L-C filter.
4	GND	System Ground.
5	воот	Bootstrap, supply for high side gate driver. Connect a $0.1\mu F$ ceramic capacitor between the BOOT and SW pins.
6	EN	Buck Enable. High = Enable.
7	NC	This pin is left to float.
8	FB	Feedback Input. The pin is used to set the output voltage of the converter to regulate to the desired via a resistive divider.

Function Block Diagram





Operation

The RT6217F is a high-efficiency, monolithic synchronous step-down DC-DC converter that can deliver up to 3A output current from a 4.5V to 24V input supply. Using the ACOTTM control mode can reduce the output capacitance and perform fast transient response. It can minimize the component size without additional external compensation network.

Current Protection

The inductor current is monitored via the internal switches cycle-by-cycle. Once the output voltage drops under UV threshold, the RT6217F will enter hiccup mode.

Hiccup Mode

The RT6217F use hiccup mode for UVP. When the protection function is triggered, the IC will shut down for a period of time and then attempt to recover automatically. Hiccup mode allows the circuit to operate safely with low input current and power dissipation, and then resume normal operation as soon as the overload or short circuit is removed.

Input Under-Voltage Lockout

To protect the chip from operating at insufficient supply voltage, the UVLO is needed. When the input voltage of VIN is lower than the UVLO falling threshold voltage, the device will be lockout.

Shut-Down, Start-Up and Enable (EN)

The enable input (EN) has a logic-low level. When V_{EN} is below this level the IC enters shutdown mode. When V_{EN} exceeds its logic-high level the IC is fully operational.

External Bootstrap Capacitor

Connect a $0.1\mu F$ low ESR ceramic capacitor between BOOT and SW. This bootstrap capacitor provides the gate driver supply voltage for the high side N-channel MOSFET switch.

Over-Temperature Protection

The RT6217F includes an Over-Temperature Protection (OTP) circuitry to prevent overheating due to excessive power dissipation. The OTP will shut down switching

operation when the junction temperature exceeds the OTP threshold value. Once the junction temperature cools down and is lower than the OTP lower threshold, the IC will resume normal operation.

UVP Protection

The RT6217F detects under-voltage conditions by monitoring the feedback voltage on FB pin. When the feedback voltage is lower than 50% of the target voltage, the UVP comparator will go high to turn off both internal high-side and low-side MOSFETs.

Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



Absolute Maximum Ratings (Note 1)

Supply Input Voltage, VIN	0.3V to 28V
• Enable Pin Voltage, EN	–0.3V to 28V
Switch Voltage, SW	0.3V to 28V
SW (t \leq 10ns)	–5V to 30V
• BOOT to SW, V _{BOOT} – V _{SW}	
• BOOT Voltage	
• Other Pins	0.3V to 6V
 Power Dissipation, P_D @ T_A = 25°C 	
TSOT-23-8 (FC)	1.428W
Package Thermal Resistance (Note 2)	
TSOT-23-8 (FC), θ _{JA}	70°C/W
TSOT-23-8 (FC), θ _{JC}	
Junction Temperature	150°C
• Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	65°C to 150°C
• ESD Susceptibility (Note 3)	
HBM (Human Body Model)	2kV

Recommended Operating Conditions (Note 4)

Supply Input Voltage	4.5V to 24V
Junction Temperature Range	
Ambient Temperature Range	40°C to 85°C

Electrical Characteristics

(V_{IN} = 12V, T_A = 25°C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit		
Supply Voltage								
VIN Supply Input Operating Voltage	VIN		4.5		24	V		
VIN Under-Voltage Lockout Threshold	V _U VLO	V _{IN} Rising	3.7	3.9	4.1	V		
VIN Under-Voltage Lockout Threshold-Hysteresis	ΔV _{UVLO}		-	350		mV		
Supply Current								
Supply Current (Shutdown)	I _{SHDN}	V _{EN} = 0V			10	μΑ		
Supply Current (Quiescent)	IQ	V _{EN} = 2V, V _{FB} = 1V, V _{MODE} = 0V (Not Switching)		150	250	μΑ		
Soft-Start Soft-Start								
Internal Soft-Start Period	tss	V _{FB} from 0% to 100%		1500		μS		
Enable Voltage								
EN Rising Threshold	V _{ENH}		1.2	1.4	1.6	V		
EN Hysteresis	ΔVEN		80	150	220	mV		

Copyright ©2016 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
Mode Input Voltage							
Mode Input High Voltage	V _{MODEH}		2			V	
Mode Input Low Voltage	V _{MODEL}				0.4	V	
Feedback Voltage							
Feedback Voltage	V _{FB}		779	791	803	mV	
Internal MOSFET							
High-Side Switch-On Resistance	R _{DS(ON)} _H	V _{BOOT} -V _{SW} = 4.8V		85		mΩ	
Low-Side Switch-On Resistance	R _{DS(ON)} _L			40		mΩ	
Current Limit							
Low-Side Switch Valley Current Limit	I _{LIM_L}		3.3	4.2		Α	
High-Side Switch Peak Current Limit	Ішм_н			5.5		Α	
Switching Frequency							
Switching Frequency	f _{SW}			800		kHz	
On-Time Timer Control							
Maximum Duty Cycle	DMAX			84		%	
Minimum On-Time	toN			60		ns	
Thermal Shutdown							
Thermal Shutdown	T _{SD}			160		°C	
Thermal Hysteresis	ΔT _{SD}			25		°C	
Output Under Voltage Protections							
UVP Trip Threshold		UVP detect		50		%	
OVE THE THESHOLD		Hysteresis		10		%	

- **Note 1.** Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- **Note 2.** θ_{JA} is measured at T_A = 25°C on a high effective thermal conductivity four-layer test board per JEDEC 51-7. The first layer of copper area is filled. θ_{JC} is measured at the lead of the package.
- Note 3. Devices are ESD sensitive. Handling precaution is recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.



Typical Application Circuit




Table 1. Suggested Component Values


V _{OUT} (V)	R1 (k Ω)	R2 (k Ω)	L (μ H)	C _{OUT} (μF)	C _{FF} (pF)
1.05	6.49	20	1	44	
1.2	10.5	20	1	44	
1.8	25.5	20	2.2	44	
2.5	43.2	20	2.2	44	22 to 68
3.3	63.4	20	3.3	44	22 to 68
5	107	20	3.3	44	22 to 68


Note:


- (1) All the input and output capacitors are the suggested values, referring to the effective capacitances, subject to any de-rating effect, like a DC Bias.
- (2) For low output voltage application, it can optimize the load transient response of the device by adding feedforward capacitor (CFF, 22pF to 68pF).





Typical Operating Characteristics















Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.







Application Information

Inductor Selection

The consideration of inductor selection includes inductance, RMS current rating and, saturation current rating. The inductance selection is generally flexible and is optimized for the low cost, low physical size, and high system performance.

Choosing lower inductance to reduce physical size and cost, and it is useful to improve the transient response. However, it causes the higher inductor peak current and output ripple voltage to decrease system efficiency. Conversely, higher inductance increase system efficiency, but the physical size of inductor will become larger and transient response will be slow because more transient time is required to change current (up or down) by inductor. A good compromise between size, efficiency, and transient response is to set a inductor ripple current (ΔI_L) about 20% to 50% of the desired full output load current.

Calculate the approximate inductance by the input voltage, output voltage, switching frequency (f_{SW}), maximum rated output current ($I_{OUT(MAX)}$) and inductor ripple current (ΔI_L).

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times \Delta I_{L}}$$

Once the inductance is chosen, the inductor ripple current (ΔI_L) and peak inductor current can be calculated.

$$\Delta I_{L} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times L}$$

$$I_{L(PEAK)} = I_{OUT(MAX)} + \frac{1}{2} \Delta I_{L}$$

$$I_{L(VALLY)} = I_{OUT(MAX)} - \frac{1}{2} \Delta I_{L}$$

For the typical operating circuit design, the output voltage is 1.05V, maximum rated output current is 3A, input voltage is 12V, and inductor ripple current is 1.5A which is 50% of the maximum rated output current, the calculated inductance value is :

$$L = \frac{1.05 \times (12 - 1.05)}{12 \times 800 \times 10^{3} \times 1.5} = 0.8 \mu H$$

The inductor ripple current set at 1.5A and so we select $1\mu H$ inductance. The actual inductor ripple current and required peak current is shown as below:

$$\Delta I_{L} = \frac{1.05 \times (12 - 1.05)}{12 \times 800 \times 10^{3} \times 1 \times 10^{-6}} = 1.2A$$

$$I_{L(PEAK)} = I_{OUT(MAX)} + \frac{1}{2}\Delta I_{L} = 3 + \frac{1.2}{2} = 3.6A$$

Inductor saturation current should be chosen over IC's current limit.

Input Capacitor Selection

The input filter capacitors are needed to smooth out the RMS input ripple current drawn from the input power source and ripple voltage seen at the input of the converter. The voltage rating of the input filter capacitors must be greater than the maximum input voltage. It's also important to consider the ripple current capabilities of capacitors.

The RMS input ripple current (I_{RMS}) is a function of the input voltage (V_{IN}), output voltage (V_{OUT}), and rated output current (I_{OUT}):

$$I_{RMS} = I_{OUT(MAX)} \times \frac{V_{OUT}}{V_{IN}} \sqrt{\frac{V_{IN}}{V_{OUT}}} - 1$$

The maximum RMS input ripple current occurs at maximum output load and it needs to be concerned about the ripple current capabilities of capacitors at maximum output load.

Ceramic capacitors are most often used because of their low cost, small size, high RMS current ratings, and robust surge current capabilities. It should pay attention that value of capacitors change as temperature, bias voltage, and operating frequency change. For example the capacitance value of a capacitor decreases as the dc bias across the capacitor increases.

However, take care when these capacitors are used at the input of circuits supplied by a wall adapter or other supply connected through long and thin wires. Current surges through the inductive wires can induce ringing at the IC's power input which could potentially cause large, damaging voltage spikes at VIN pin. If this phenomenon is observed, some bulk input capacitance may be

Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



required. Ceramic capacitors can be placed in parallel with other types such as tantalum, electrolytic, or polymer to reduce voltage ringing and overshoot.

Choose capacitors rated at higher temperatures than required. Several ceramic capacitors may be paralleled to meet the RMS current, size, and height requirements of the application. The typical operating circuit use 22µF and one 0.1µF low ESR ceramic capacitors on the input.

Output Capacitor Selection

The RT6217F is optimized for output terminal with ceramic capacitors application and best performance will be obtained using them. The total output capacitance value is usually determined by the desired output ripple voltage level and transient response requirements for sag which is undershoot on positive load steps and soar which is overshoot on negative load steps.

Output Ripple Voltage

Output ripple voltage at the switching frequency is caused by the inductor current ripple and its effect on the output capacitor's ESR and stored charge. These two ripple components are called ESR ripple and capacitive ripple.

Since ceramic capacitors have extremely low ESR and relatively little capacitance, both components are similar in amplitude and both should be considered if ripple is critical.

VRIPPLE = VRIPPLE(ESR) + VRIPPLE(C) $V_{RIPPLE(ESR)} = \Delta I_{L} \times R_{ESR}$

$$V_{RIPPLE(C)} = \frac{\Delta I_L}{8 \times C_{OUT} \times f_{SW}}$$

Output Transient Undershoot and Overshoot

In addition to output ripple voltage at the switching frequency, the output capacitor and its ESR also affect the voltage sag (undershoot) and soar (overshoot) when the load steps up and down abruptly. The ACOTTM transient response is very quick and output transients are usually small. However, the combination of small ceramic output capacitors (with little capacitance), low output voltages (with little stored charge in the output capacitors), and low duty cycle applications (which require high inductance to get reasonable ripple currents with high input voltages) increases the size of voltage variations in response to very quick load changes. Typically, load changes occur slowly with respect to the IC's 800kHz switching frequency.

But some modern digital loads can exhibit nearly instantaneous load changes and the following section shows how to calculate the worst-case voltage swings in response to very fast load steps.

The output voltage transient undershoot and overshoot each have two components: the voltage steps caused by the output capacitor's ESR, and the voltage sag and soar due to the finite output capacitance and the inductor current slew rate. Use the following formulas to check if the ESR is low enough (typically not a problem with ceramic capacitors) and the output capacitance is large enough to prevent excessive sag and soar on very fast load step edges, with the chosen inductor value.

The amplitude of the ESR step up or down is a function of the load step and the ESR of the output capacitor:

$$V_{ESR_STEP} = \Delta I_{OUT} \times R_{ESR}$$

The amplitude of the capacitive sag is a function of the load step, the output capacitor value, the inductor value, the input-to-output voltage differential, and the maximum duty cycle. The maximum duty cycle during a fast transient is a function of the on-time and the minimum off-time since the ACOTTM control scheme will ramp the current using on-times spaced apart with minimum off-times, which is as fast as allowed. Calculate the approximate on-time (neglecting parasitic) and maximum duty cycle for a given input and output voltage as:

$$t_{ON} = \frac{V_{OUT}}{V_{IN} \times f_{SW}}$$
 and $D_{MAX} = \frac{t_{ON}}{t_{ON} + t_{OFF(MIN)}}$

The actual on-time will be slightly longer as the IC compensates for voltage drops in the circuit, but we can neglect both of these since the on-time increase compensates for the voltage losses. Calculate the output voltage sag as:

$$V_{SAG} = \frac{L \times (\Delta I_{OUT})^2}{2 \times C_{OUT} \times (V_{IN(MIN)} \times D_{MAX} - V_{OUT})}$$

The amplitude of the capacitive soar is a function of the load step, the output capacitor value, the inductor value and the output voltage:

$$V_{SOAR} = \frac{L \times (\Delta I_{OUT})^2}{2 \times C_{OUT} \times V_{OUT}}$$

Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



Feed-Forward Capacitor (Cff)

The RT6217F is optimized for ceramic output capacitors and for low duty cycle applications. However for high-output voltages, with high feedback attenuation, the circuit's transient response can be slowed. The high-output voltage circuits transient response could be improved by adding a small "feedforward" capacitor ($C_{\rm ff}$) across the upper FB divider resistor (Figure 1). Choose a suitable capacitor value that following suggested component BOM.




Figure 1. Cff Capacitor Setting

Enable Operation (EN)

There is an internal 1MEG resister from EN to GND. For automatic start-up the high-voltage EN pin can be connected to VIN, through a $100 \mathrm{k}\Omega$ resistor. Its large hysteresis band makes EN useful for simple delay and timing circuits. EN can be externally pulled to VIN by adding a resistor-capacitor delay (R_{EN} and C_{EN} in Figure 2). Calculate the delay time using EN's internal threshold where switching operation begins.

An external MOSFET can be added to implement digital control of EN when no system voltage above 2V is available (Figure 3). In this case, a $100k\Omega$ pull-up resistor, R_{EN} , is connected between VIN and the EN pin. MOSFET Q1 will be under logic control to pull down the EN pin. To prevent enabling circuit when VIN is smaller than the VOUT target value or some other desired voltage level, a resistive voltage divider can be placed between the input voltage and ground and connected to EN to create an additional input under voltage lockout threshold (Figure 4).




Figure 2. External Timing Control




Figure 3. Digital Enable Control Circuit




Figure 4. Resistor Divider for Lockout Threshold Setting

Output Voltage Setting

Set the desired output voltage using a resistive divider from the output to ground with the midpoint connected to FB. The output voltage is set according to the following equation:

$$V_{OUT} = 0.791V \times (1 + \frac{R1}{R2})$$




Figure 5. Output Voltage Setting

Place the FB resistors within 5mm of the FB pin. To minimize power consumption without excessive noise pick-up, considering typical application, fix R2 = $20k\Omega$ and calculate R1 as follows :

11

$$R1 = \frac{R2 \times (V_{OUT} - V_{REF})}{V_{RFF}}$$



For output voltage accuracy, use divider resistors with 1% or better tolerance.

External BOOT Bootstrap Diode

When the input voltage is lower than 5.5V it is recommended to add an external bootstrap diode between VIN and the BOOT pin to improve enhancement of the internal MOSFET switch and improve efficiency. The bootstrap diode can be a low cost one such as 1N4148 or BAT54.

External BOOT Capacitor Series Resistance

The internal power MOSFET switch gate driver is optimized to turn the switch on fast enough for low power loss and good efficiency, but also slow enough to reduce EMI. Switch turn-on is when most EMI occurs since V_{SW} rises rapidly. During switch turn-off, SW is discharged relatively slowly by the inductor current during the dead time between high-side and low-side switch on-times. In some cases it is desirable to reduce EMI further, at the expense of some additional power dissipation. The switch turn-on can be slowed by placing a small ($<47\Omega$) resistance between BOOT and the external bootstrap capacitor. This will slow the high-side switch turn-on and V_{SW}'s rise. To remove the resistor from the capacitor charging path (avoiding poor enhancement due to undercharging the BOOT capacitor), use the external diode shown in Figure 6 to charge the BOOT capacitor and place the resistance between BOOT and the capacitor/diode connection.




Figure 6. External Bootstrap Diode

Mode Selection setting

The RT6217F has MODE Selection function to set Pulse Skipping Mode for light load. To connect MODE pin to ground to force RT6217F into Pulse Skipping Mode for light load efficiency improvement. Pulling the MODE pin high (i.e. > 2V) will force RT6217F into CCM. In order to avoid the abnormal operation caused by noise, MODE pin can't be floated.

Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is 125°C. The junction to ambient thermal resistance, θ_{JA} , is layout dependent. For TSOT-23-8 (FC) package, the thermal resistance, θ_{JA} , is 70°C/W on a standard four-layer thermal test board. The maximum power dissipation at T_A = 25°C can be calculated by the following formula :

$$P_{D(MAX)}$$
 = (125°C $-$ 25°C) / (70°C/W) = 1.428W for TSOT-23-8 (FC) package

The maximum power dissipation depends on the operating ambient temperature for fixed $T_{J(MAX)}$ and thermal resistance, θ_{JA} . The derating curve in Figure 7 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.





Figure 7. Derating Curve of Maximum Power Dissipation



Outline Dimension



Symbol	Dimensions I	n Millimeters	Dimensions In Inches		
	Min.	Max.	Min.	Max.	
А	0.700	1.000	0.028	0.039	
A1	0.000	0.100	0.000	0.004	
В	1.397	1.803	0.055	0.071	
b	0.220	0.380	0.009	0.015	
С	2.591	3.000	0.102	0.118	
D	2.692	3.099	0.106	0.122	
е	0.585	0.715	0.023	0.028	
Н	0.080	0.254	0.003	0.010	
L	0.300	0.610	0.012	0.024	

TSOT-23-8 (FC) Surface Mount Package

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.