RICHTEK®

3A, 2MHz, Synchronous Step-Down Converter

General Description

The RT8063 is a simple, easy-to-use current mode controlled 3A synchronous step-down DC-DC converter with an input supply voltage range from 2.7V to 5.5V. The device build-in an accurate 0.8V reference voltage and integrates low $R_{DS(ON)}$ power MOSFETs to achieve high efficiency in a SOP-8 (Exposed Pad) package.

The RT8063 operates in automatic PSM that maintains high efficiency during light load operation. The device features cycle-by-cycle current limit protection to prevent the device from the catastrophic damage in output short circuit, over-current or inductor saturation. Built-in softstart function prevents inrush current during start-up. The device also features input under-voltage lockout, output under-voltage protection, and over-temperature protection to provide safe and smooth operation in all operating conditions.

Ordering Information

RT8063 🖵 🖵

└─Package Type SP : SOP-8 (Exposed Pad-Option 2) ──Lead Plating System

G : Green (Halogen Free and Pb Free)

Note :

Richtek products are :

- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb-free soldering processes.

Marking Information

RT8063 GSPYMDNN RT8063GSP : Product Number YMDNN : Date Code


Features

- Input Voltage Range from 2.7V to 5.5V
- Integrated 120m Ω and 80m Ω FETs
- 100% Duty Cycle for Lowest Dropout
- Power Saving Mode for Light Loads
- Adjustable Frequency : 200kHz to 2MHz
- 0.8V Reference Allows Low Output Voltage
- Enable Function
- Internal Soft-Start
- Input Under-Voltage Lockout Protection
- Output Under-Voltage Protection
- Over-Temperature Protection
- RoHS Compliant and Halogen Free

Applications

- LCD TVs and Monitors
- Notebook Computers
- Distributed Power Systems
- IP Phones
- Digital Cameras


Pin Configurations



SOP-8 (Exposed Pad)



Typical Application Circuit



Note : Using all Ceramic Capacitors

Table 1. Recommended Components Selection for $f_{SW} = 1MHz$

Vout (V)	R1 (k Ω)	R2 (k Ω)	R _{COMP} (kΩ)	С _{СОМР} (рF)	L (μ H)	C ουτ (μ F)
3.3	75	24	33	560	2	22
2.5	51	24	22	560	2	22
1.8	30	24	15	560	1.5	22
1.5	21	24	13	560	1.5	22
1.2	12	24	11	560	1.5	22
1.0	6	24	8.2	560	1.5	22

Note:


Considering the effective capacitance de-rated with biased voltage level and size, the C_{OUT} component needs satisfy the effective capacitance at least 15μ F or above at targeted output level for stable and normal operation.

Functional Pin Description

Pin No.	Pin Name	Pin Function					
1	COMP	Compensation node. Connect external compensation elements to this pin to stabilize the control loop.					
2, 9 (Exposed Pad)	GND	ND exposed pad. The exposed pad is internally connected with GND and must be oldered to a large GND plane. Connect this GND plane to other layers with thermal ias to help dissipate heat from the device.					
3	EN	Enable control input. Connect this pin to logic high enables the device and connect his pin to ground disables the device.					
4	VIN	Power input. Connect input capacitors between this pin and PGND. It is recommended to use a 10 μ F, X5R, 0805 and a 0.1 μ F, X5R capacitors.					
5, 6	LX	Switch node between the internal switch and the synchronous rectifier. Connect this pin to the inductor.					
7	RT	Oscillator Resistor Input. Connecting a resistor from this pin to GND sets switching frequency.					
8	FB	Feedback voltage input. Connect this pin to the midpoint of the external feedback resistive divider to set the output voltage of the converter to the desired regulation level. The device regulates the FB voltage at a feedback reference voltage, typica 0.8V.					



Function Block Diagram





Absolute Maximum Ratings (Note 1)

Supply Input Voltage, VIN	0.3V to 6V
LX Pin Switch Voltage	0.3V to 6V
<10ns	2.5V to 8.5V
Other I/O Pin Voltages	0.3V to 6V
• Power Dissipation, $P_D @ T_A = 25^{\circ}C$	
SOP-8 (Exposed Pad)	- 1.33W
Package Thermal Resistance (Note 2)	
SOP-8 (Exposed Pad), θ_{JA}	- 75°C/W
SOP-8 (Exposed Pad), θ_{JC}	- 15°C/W
Junction Temperature	- 150°C
Lead Temperature (Soldering, 10 sec.)	- 260°C
Storage Temperature Range	- <i>−</i> 65°C to 150°C
ESD Susceptibility (Note 3)	
HBM (Human Body Model)	- 2kV

Recommended Operating Conditions (Note 4)

Supply Input Voltage	2.7V to 5.5V
Junction Temperature Range	40°C to 125°C
Ambient Temperature Range	40°C to 85°C

Electrical Characteristics

(V_{IN} = 3.3V, T_A = 25°C, unless otherwise specified)

Parameter		Symbol	Test Conditions		Тур	Max	Unit	
VIN Supply Input Operating Voltage		VIN		2.7		5.5	V	
Feedback Refere	nce Voltage	V _{REF}		0.784	0.8	0.816	V	
Supply Current (C	Quiescent)	lq	V_{EN} = 2V, V_{FB} = 0.78V, Not Switching		460		- μΑ	
Supply Current (S	Shutdown)	ISHDN	V _{EN} = 0V			10		
Error Amplifier Trans-conductance		gm			400		μ A /V	
Current Sense Trans-resistance		RT			0.3		Ω	
Switching Frequency		fsw	R _{RT} = 300k	0.8	1	1.2	N 41 I	
Switching Frequency Range				0.2		2	MHz	
	Logic-High	VIH	Enable high-level input voltage	1.6			V	
EN Input Voltage	Logic-Low	VIL	Enable low-level input voltage			0.4	V	
Switch On-Resistance, High		RDS(ON)_P	I _{LX} = 0.5A		120	180	mΩ	
Switch On-Resistance, Low		R _{DS(ON)} N	I _{LX} = 0.5A		80	120	mΩ	

RICHTEK


Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Peak Current Limit	Ilim		3.6	4.5		А
Under-Voltage Lockout		V _{IN} Rising		2.4		V
Threshold		V _{IN} Falling		2.2		v


Note 1. Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.


- **Note 2.** θ_{JA} is measured at $T_A = 25^{\circ}C$ on a high effective thermal conductivity four-layer test board per JEDEC 51-7. θ_{JC} is measured at the exposed pad of the package.
- Note 3. Devices are ESD sensitive. Handling precaution is recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.




















Reference Voltage vs. Temperature





EN Voltage vs. Temperature














Application Information

The basic IC application circuit is shown in Typical Application Circuit. External component selection is determined by the maximum load current and begins with the selection of the inductor value and operating frequency followed by C_{IN} and C_{OUT} .

Main Control Loop

During normal operation, the internal high side power switch (P-MOSFET) is turned on at the beginning of each clock cycle. The inductor current increases until it reaches the value defined by the output voltage (V_{COMP}) of the error amplifier. The error amplifier adjusts its output voltage by comparing the feedback signal from a resistive voltage divider on the FB pin with an internal 0.8V reference. When the load current increases, it causes a reduction in the feedback voltage relative to the reference. The error amplifier increases its output voltage until the average inductor current matches the new load current. When the high side power MOSFET shuts off, the synchronous power switch (N-MOSFET) turns on until the beginning of the next clock cycle.

Output Voltage Setting

The output voltage is set by an external resistive voltage divider according to the following equation :

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R1}{R2}\right)$$

where V_{REF} is 0.8V typical. The resistive voltage divider allows the FB pin to sense a fraction of the output voltage as shown in Figure 1.




Figure 1. Setting the Output Voltage

Soft-Start

The RT8063 includes an internal soft-start function that gradually raises the clamp on the COMP pin.

Switching Frequency Setting

The RT8063 offers adjustable switching frequency setting and the switching frequency can be set by using external resistor RT. Switching frequency range is from 200kHz to 2MHz. Selection of the operating frequency is a tradeoff between efficiency and component size. High frequency operation allows the use of smaller inductor and capacitor values. Operation at lower frequencies improves efficiency by reducing internal gate charge and transition losses, but requires larger inductance values and capacitance to maintain low output ripple voltage. An additional constraint on operating frequency are the minimum on-time and minimum off-time. The minimum on-time, t_{ON MIN}, is the smallest duration of time in which the high-side switch can be in its "on" state. This time is 90ns (typically). In continuous mode operation, the minimum on-time limit imposes a maximum operating frequency, f_{SW MAX}, of :

 $f_{SW_MAX} = V_{OUT} / (t_{ON_MIN} \times V_{IN_MAX})$

where V_{IN_MAX} is the maximum operating input voltage.

Through external resistor RT connect between RT pin and ground to set the switching frequency f_{SW} . The equation below shows the relation between setting frequency and RT value.

The switching frequency vs R_{RT} value can be short with the formula below : f_{SW} (MHz) = K x 0.9 / R_{RT} (k Ω)

where K = 3.67×10^5

Note that the variation of f_{SW} is $\pm 15\%$.

8

RICHTEK




Figure 2. Switching Frequency vs. R_{RT}

Inductor Selection

For a given input and output voltage, the inductor value and operating frequency determine the ripple current. The ripple current, ΔI_L , increases with higher V_{IN} and decreases with higher inductance :

$$\Delta I_{L} = \left[\frac{V_{OUT}}{f x L}\right] \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

Having a lower ripple current reduces not only the ESR losses in the output capacitors but also the output voltage ripple. Highest efficiency operation is achieved by reducing ripple current at low frequency, but it requires a large inductor to attain this goal.

For the ripple current selection, the value of $DI_L = 0.4(I_{MAX})$ will be a reasonable starting point. The largest ripple current occurs at the highest V_{IN}. To guarantee that the ripple current stays below a specified maximum, the inductor value should be chosen according to the following equation:

$$L = \left[\frac{V_{OUT}}{f \times \Delta I_{L}(MAX)}\right] \times \left(1 - \frac{V_{OUT}}{V_{IN}(MAX)}\right)$$

Using Ceramic Input and Output Capacitors

RT8063

Higher value, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. However, care must be taken when these capacitors are used at the input and output. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input V_{IN} . At best, this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at V_{IN} large enough to damage the part.

Slope Compensation and Inductor Peak Current

Slope compensation provides stability in constant frequency architectures by preventing sub harmonic oscillations at duty cycles greater than 50%. It is accomplished internally by adding a compensating ramp to the inductor current signal. Normally, the maximum inductor peak current is reduced when slope compensation is added. For the RT8063, however, a separate inductor current signal is used to monitor over current condition, so this keeps the maximum output current relatively constant regardless of duty cycle.

Hiccup Mode Under-Voltage Protection

A Hiccup Mode under-voltage protection (UVP) function is provided for the IC. When the FB voltage drops below half of the feedback reference voltage, V_{REF} , the UVP function will be triggered to auto re-soft-start the power stage continuously until this event is cleared. The Hiccup Mode UVP reduces input current in short-circuit conditions and prevents false triggering during soft-start process.

Under-Voltage Lockout Threshold

The IC features input under-voltage lockout protection (UVLO). If the input voltage exceeds the UVLO rising threshold voltage, the converter will reset and prepare the PWM for operation. If the input voltage falls below the UVLO falling threshold voltage during normal operation, the device will stop switching. The UVLO rising and falling threshold voltage has a hysteresis to prevent noise caused reset.

Over-Temperature Protection

The RT8063 includes an over-temperature protection (OTP) circuitry to prevent overheating due to excessive power dissipation. The OTP will shut down switching operation when junction temperature exceeds a thermal shutdown threshold T_{SD} (150°C). Once the junction temperature cools down by a thermal shutdown hysteresis (ΔT_{SD} = 20°C), the IC will resume normal operation with a complete soft-start.

Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula :

$\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = \left(\mathsf{T}_{\mathsf{J}(\mathsf{MAX})} - \mathsf{T}_{\mathsf{A}}\right) / \, \theta_{\mathsf{JA}}$


where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is 125°C. The junction to ambient thermal resistance, θ_{JA} , is layout dependent. For SOP-8 (Exposed Pad) packages, the thermal resistance, θ_{JA} , is 75°C/W on a standard JEDEC 51-7 four-layer thermal test board. The maximum power dissipation at $T_A = 25^{\circ}C$ can be calculated by the following formula :

 $P_{D(MAX)}$ = (125°C – 25°C) / (75°C/W) = 1.333W for

SOP-8 (Exposed Pad) package

The maximum power dissipation depends on the operating ambient temperature for fixed $T_{J(MAX)}$ and thermal resistance, θ_{JA} . The derating curve in Figure 3 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.



RICHTE



Layout Considerations

Follow the PCB layout guidelines for optimal performance of the IC.

- Connect the terminal of the input capacitor(s), C_{IN}, as close as possible to the VIN pin. This capacitor provides the AC current into the internal power MOSFETs.
- LX node experiences high frequency voltage swing and should be kept within a small area.
- Keep all sensitive small-signal nodes away from the LX node to prevent stray capacitive noise pick up.
- Connect the FB pin directly to the feedback resistors. The resistive voltage divider must be connected between V_{OUT} and GND.

RICHTEK





Figure 4. PCB Layout Guide



Outline Dimension



Symbol		Dimensions I	n Millimeters	Dimensions In Inches		
		Min	Max	Min	Max	
А		4.801	5.004	0.189	0.197	
В		3.810	4.000	0.150	0.157	
С		1.346	1.753	0.053	0.069	
D		0.330	0.510	0.013	0.020	
F		1.194	1.346	0.047	0.053	
н		0.170	0.254	0.007	0.010	
I		0.000	0.152	0.000	0.006	
J		5.791	6.200	0.228	0.244	
М		0.406	1.270	0.016	0.050	
Option 1	Х	2.000	2.300	0.079	0.091	
	Y	2.000	2.300	0.079	0.091	
Option 2	Х	2.100	2.500	0.083	0.098	
Option 2	Y	3.000	3.500	0.118	0.138	

8-Lead SOP (Exposed Pad) Plastic Package

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.