


# **DDR Termination Regulator**

## **General Description**

The RT9088B is a sink/source tracking termination regulator. It is specifically designed for low-cost and low-external component count systems. The RT9088B possesses a high speed operating amplifier that provides fast load transient response and only requires a minimum  $30\mu F$  ceramic output capacitor. The RT9088B supports remote sensing functions and all features required to power the DDRIII and Low Power DDRIII / DDRIV VTT bus termination according to the JEDEC specification. In addition, the RT9088B provides an open-drain PGOOD signal to monitor the output regulation and an EN signal that can be used to discharge VTT during S3 (suspend to RAM) for DDR applications.

The RT9088B is available in the thermal efficient package, WDFN-10L 2x2.

## **Ordering Information**



#### Note:

Richtek products are:

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.


#### **Features**

- VIN Input Voltage Range: 1.1V to 3.5V
  VCNTL Input Voltage Range: 2.9V to 5.5V
- Support Ceramic Capacitors
- Power Good Indicator
- 10mA Source/Sink Reference Output
- Meet DDRI, DDRII JEDEC Spec
- Support DDRIII, Low Power DDRIII/DDRIV VTT Applications
- Soft-Start Function
- UVLO and OCP Protection
- Thermal Shutdown

### **Applications**

- Notebook/Desktop/Server
- Telecom/Datacom, GSM Base Station, LCD-TV/PDP-TV, Copier/Printer, Set-Top Box

## **Simplified Application Circuit**



Copyright ©2020 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



# **Marking Information**

5FW

5F: Product Code W : Date Code

# **Pin Configuration**

(TOP VIEW) VCNTL REFIN PGOOD VOUT GND ΕN **PGND** REFOUT SENSE


WDFN-10L 2x2

# **Functional Pin Description**

Pin No.	Pin Name	Pin Function			
1	REFIN	Reference input.			
2	VIN	Power input of the regulator.			
3	VOUT	Power output of the regulator.			
4	PGND	Power ground of the regulator.			
5	SENSE	Voltage sense input for the regulator. Connect to positive terminal of the output capacitor or the load.			
6	REFOUT	Reference output. Connect to GND through a 0.1µF ceramic capacitor.			
7	EN	Enable control input. For DDR VTT application, connect EN to SLP_S3. For other applications, use EN as the ON/OFF function.			
8	GND	Analog ground. Connect to negative terminal of the output capacitor.			
9	PGOOD	Power good open-drain output. Connect a pull-up resistor between this pin and VCNTL pin.			
10	VCNTL	Control voltage input. Connect this pin to the 3.3V or 5V power supply. A 4.7 $\mu\text{F}$ ceramic decoupling capacitor is required.			
11 (Exposed Pad)	PAD	Exposed pad. The exposed pad is internally unconnected and must be soldered to a large PGND plane. Connect this PGND plane to other layers with thermal vias to help dissipate heat from the device.			



### **Functional Block Diagram**



## **Operation**

The RT9088B is a linear sink/source DDR termination regulator with current capability up to 3A. The RT9088B builds in a high-side N-MOSFET which provides current sourcing and a low-side N-MOSFET which provides current sinking. All the control circuits are supplied by the power VCNTL. In normal operation, the error amplifier OP adjusts the gate driving voltage of the power MOSFET to achieve SENSE voltage well tracking the REFIN voltage.

Both the source and sink currents are detected by the internal sensing resistor, and the OCP function will work to limit the current to a designed value when overload happens. Furthermore, the current will be folded back to be one half if VOUT is out of the power good window.

#### Buffer

This function provides REFOUT output level which is equal to REFIN level with 10mA source/sink current capability.

#### **Power Good**

When the SENSE voltage is in the power good window and lasts for a certain delay time, then the PGOOD pin will be high impedance and the PGOOD voltage will be pulled high by the external resistor.

#### **Control Logic**

This block includes VCNTL UVLO, REFIN UVLO and Enable/Disable functions, and provides logic control to the whole chip.

#### **Thermal Protection**

Both the high-side and low-side power MOSFETs will be turned off when the junction temperature is higher than typically 160°C, and be released to normal operation when junction temperature falls below 120°C typically.



## Absolute Maximum Ratings (Note 1)

• Supply Voltage, VIN, VCNTL	0.3V to 6V
• Input Voltage, EN, REFIN, SENSE	0.3V to 6V
Output Voltage, VOUT, REFOUT, PGOOD	0.3V to 6V
<ul> <li>Power Dissipation, P<sub>D</sub> @ T<sub>A</sub> = 25°C</li> </ul>	
WDFN-10L 2x2	2.91W
Package Thermal Resistance (Note 2)	
WDFN-10L 2x2, $\theta_{JA}$	34.3°C/W
WDFN-10L 2x2, $\theta_{JC}$	9°C/W
• Lead Temperature (Soldering, 10 sec.)	
• Junction Temperature	150°C
Storage Temperature Range	65°C to 150°C
ESD Susceptibility (Note 3)	
HBM (Human Body Model)	2kV
Recommended Operating Conditions (Note 4)	
Control Input Voltage, VCNTL	2.9V to 5.5V

# **Electrical Characteristics**

 $(V_{IN}$  = 1.5V,  $V_{EN}$  =  $V_{CNTL}$  = 3.3V,  $V_{REFIN}$  =  $V_{SENSE}$  = 0.75V,  $C_{OUT}$  = 10 $\mu$ F x 3,  $T_A$  = 25°C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Supply Current			•			
VCNTL Supply Current	I <sub>VCNTL</sub>	V <sub>EN</sub> = V <sub>CNTL</sub> , No Load		0.7	1	mA
VCNTL Shutdown Current VIN Supply Current VIN Shutdown Current	lourn vous	V <sub>EN</sub> = 0V, V <sub>REFIN</sub> = 0V, No Load		65	80	μА
VCNTL Shuldown Current	ISHDN_VCNTL	V <sub>EN</sub> = 0V, V <sub>REFIN</sub> > 0.4V, No Load		200	400	μА
VIN Supply Current	IVIN	V <sub>EN</sub> = V <sub>CNTL</sub> , No Load	50	μА		
VIN Shutdown Current	I <sub>SHDN_VIN</sub>	V <sub>EN</sub> = 0V, No Load		0.1	50	μА
Output			·			
VTT Output Voltage	Vоит	$V_{IN}$ = 1.5V, $V_{REFIN}$ = 0.75V, $I_{OUT}$ = 0A		0.75	1	>
		V <sub>IN</sub> = 1.35V, V <sub>REFIN</sub> = 0.675V, I <sub>OUT</sub> = 0A		0.675		٧
		V <sub>IN</sub> = 1.2V, V <sub>REFIN</sub> = 0.6V, I <sub>OUT</sub> = 0A		0.6		٧
		I <sub>OUT</sub> = ±2A, V <sub>LDOIN</sub> = 1.5V, V <sub>REFOUT</sub> = 0.75V	-25		25	
REFIN, VTT Output Voltage Offset	Vout_os	I <sub>OUT</sub> = ±2A, V <sub>LDOIN</sub> = 1.35V, V <sub>REFOUT</sub> = 0.675V	-25		25	mV
		I <sub>OUT</sub> = ±2A, V <sub>LDOIN</sub> = 1.2V, V <sub>REFOUT</sub> = 0.6V	-25		25	




Paramete	Parameter		Test Conditions	Min	Тур	Max	Unit			
VOUT Source Curr	ent Limit	ILIM_VOUT_SR	VOUT in PGOOD Window	3.5		5.5	Α			
VOUT Sink Curren	t Limit	ILIM_VOUT_SK	VOUT in PGOOD Window	3.5		5.5	Α			
VOUT Discharge Resistance		RDISCHARGE	V <sub>REFIN</sub> = 0V, V <sub>OUT</sub> = 0.3V, V <sub>EN</sub> = 0V		18	25	Ω			
Power Good Com	parator									
			V <sub>SENSE</sub> lower threshold with respect to REFOUT	-25	-20	-15				
PGOOD Threshold	l	VTH_PGOOD	V <sub>SENSE</sub> upper threshold with respect to REFOUT	15	20	25	%			
			PGOOD Hysteresis		5					
PGOOD Start-Up D	Delay	T <sub>PGDELAY1</sub>	Start-up rising delay, V <sub>SENSE</sub> within PGOOD range		2		ms			
Output Low Voltage	е	VLOW_PGOOD	I <sub>PGOOD</sub> = 4mA			0.4	V			
PGOOD Falling De	elay	tPGDELAY2	Falling delay, V <sub>SENSE</sub> is out of PGOOD range		10		μS			
Leakage Current		ILEAKAGE _PGOOD	Vsense = Vrefin (PGOOD high impedance), Vpgood = Vin + 0.3V			1	μА			
REFIN and REFO	UT					•	•			
REFIN Input Current		I <sub>REFIN</sub>	V <sub>EN</sub> = V <sub>CNTL</sub>			1	μА			
REFIN Voltage Range		VREFIN		0.5		1.8	V			
REFIN Under-Voltage Lockout		V	REFIN Rising	360	390	420	mV			
		Vuvlo_refin	Hysteresis		20					
			-10mA < I <sub>REFOUT</sub> < 10mA, V <sub>REFIN</sub> = 0.75V	-15		15				
REFOUT Voltage T to VREFIN	Tolerance	VTOL_REFOUT	-10mA < I <sub>REFOUT</sub> < 10mA, V <sub>REFIN</sub> = 0.675V							
			-10mA < I <sub>REFOUT</sub> < 10mA, V <sub>REFIN</sub> = 0.6V	T < 10mA, —15 15						
REFOUT Source C	Current	ILIM_REFOUT_SR	VREFOUT = 0V	10	40		mA			
REFOUT Sink Cur	rent Limit	ILIM_REFOUT_SK	V <sub>REFOUT</sub> = REFIN + 1V	10	40		mA			
UVLO/EN							•			
UVLO Threshold		Vision a service	Rising	2.5	2.7	2.85	V			
		Vuvlo_vcntl	Hysteresis		120		mV			
EN Input	ogic-High	V <sub>IN_H</sub>		1.7						
.,	ogic-Low	V <sub>IN_L</sub>				0.3	.3 V			
EN Turn-On Delay		tDELAY	EN turn on to V <sub>OUT</sub> rising (reference Note 5)			7	μS			
Thermal Shutdow	'n	•	•			•	•			
Thermal Shutdown	1	Top	Shutdown Temperature		160		°C			
Threshold		T <sub>SD</sub>	Hysteresis		15					

Copyright ©2020 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.




- Note 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2. θ<sub>JA</sub> is measured under natural convection (still air) at T<sub>A</sub> = 25°C with the component mounted on a high effectivethermal-conductivity four-layer test board on a JEDEC 51-7 thermal measurement standard.  $\theta_{\text{JC}}$  is measured at the exposed pad of the package.
- Note 3. Devices are ESD sensitive. Handling precaution is recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.
- Note 5. t<sub>DELAY</sub> is the period from EN turn on to V<sub>OUT</sub> rising as shown in below diagram. While T<sub>SS</sub> is the rising period of V<sub>OUT</sub>, the formula used to calculated this rising period is T<sub>SS</sub> = (V<sub>OUT</sub> x C<sub>OUT</sub>)/I<sub>LIM</sub>. It's base on the value of output capacitor  $C_{OUT}$ , the settled output voltage  $V_{OUT}$  and the output current limit  $I_{LIM}$ .



www.richtek.com





# **Typical Application Circuit**








## **Typical Operating Characteristics**


















Copyright ©2020 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.













## **Application Information**

The RT9088B is a 3A sink/source tracking termination regulator. It is specifically designed for low-cost and lowexternal component count system such as notebook PC applications. The RT9088B possesses a high speed operating amplifier that provides fast load transient response.

#### **Capacitor Selection**

Good bypassing is recommended from VIN to GND to help improve AC performance. A 10µF or greater input capacitor placed as close as possible to the IC is recommended. The input capacitor must be placed at a distance of less than 0.5 inches from the VIN pin of the IC.

The 1µF ceramic capacitor added close to the VCNTL pin should be kept away from any parasitic impedance from the supply power. For stable operation, the total capacitance of the ceramic capacitor at the VOUT output terminal must be larger than 30µF. The RT9088B is designed specifically to work with low ESR ceramic output capacitor in space saving and performance consideration. Larger output capacitance can reduce the noise and improve load transient response, stability and PSRR. The output capacitor should be located near the VOUT output terminal pin as close as possible.

#### **Thermal Considerations**

The junction temperature should never exceed the absolute maximum junction temperature T<sub>J(MAX)</sub>, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow. and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance,  $\theta_{JA}$ , is highly package dependent. For a WDFN-10L 2x2, the thermal resistance,  $\theta_{JA}$ , is 34.3°C/W on a standard JEDEC 51-7 high effective-thermalconductivity four-layer test board. The maximum power dissipation at T<sub>A</sub> = 25°C can be calculated as below:

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (34.3^{\circ}C/W) = 2.91W$  for a WDFN-10L 2x2 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed  $T_{J(MAX)}$  and the thermal resistance,  $\theta_{JA}$ . The derating curves in Figure 1 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.






Figure 1. Derating Curve of Maximum Power Dissipation

www.richtek.com



## **Outline Dimension**





**DETAIL A**Pin #1 ID and Tie Bar Mark Options


Note: The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Symbol	Dimensions I	n Millimeters	Dimensions In Inches			
	Min.	Max.	Min.	Max.		
А	0.700	0.800	0.028	0.031		
A1	0.000	0.050	0.000	0.002		
А3	0.175	0.250	0.007	0.010		
b	0.150	0.250	0.006	0.010		
D	1.900	2.100	0.075	0.083		
D2	1.450	1.550	0.057	0.061		
E	1.900	2.100	0.075	0.083		
E2	0.850	0.950	0.033	0.037		
е	0.4	100	0.016			
L	0.250	0.350	0.010	0.014		

W-Type 10L DFN 2x2 Package



# **Footprint Information**



Package	Number of	Footprint Dimension (mm)							Tolerance	
	Pin	Р	Α	В	С	D	Sx	Sy	М	Tolerance
V/W/U/XDFN2x2-10	10	0.40	2.80	1.30	0.75	0.20	1.50	0.90	1.80	±0.05

### **Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

#### RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

DS9088B-00 March 2020