## I<sup>2</sup>C Interface PMIC with 6-Channel WLED Driver and 4-LDO

### **General Description**

The RT9396 is a power management IC (PMIC) for backlighting and phone camera applications. The PMIC contains a 6-Channel charge pump white LED driver and four low dropout linear regulators.

The charge pump drives up to 6 white LEDs with regulated constant current for uniform intensity. Each channel (LED1 to LED6) supports up to 25mA of current. These 6-Channels can be also programmed as 4 plus 2-Channels or 5 plus 1-Channel with different current setting for auxiliary LED application. The RT9396 maintains highest efficiency by utilizing a x1/x1.5/x2 fractional charge pump and low dropout current regulators. An internal 6-bit DAC is used for backlight brightness control. Users can easily configure up to 64 steps of LED current via the l<sup>2</sup>C interface control.

The RT9396 also comprises low noise, low dropout regulators, which provide up to 200mA of current for each of the four channels. The four LDOs deliver 3% output accuracy and low dropout voltage of 200mV @ 200mA. Users can easily configure LDO output voltage via the I<sup>2</sup>C interface control. The LDOs also provide current limiting and over temperature functions.

The RT9396 is available in a WQFN-24L 3x3 package.

### **Ordering Information**

RT9396

Package Type QW : WQFN-24L 3x3 (COL) (W-Type)

Lead Plating System G : Green (Halogen Free and Pb Free)

Note :

Richtek products are :

- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb-free soldering processes.

### Features


- Tri-Mode (x1/x1.5/x2) Charge Pump
- Maximum 25mA x 6-Channel LED Backlighting Output Current
- Support Main/Sub (4+2/5+1) LED Function
- 64 Steps Programmable LED Current
- Support PWM Dimming Function
- Fade In/Out Via I<sup>2</sup>C Control
- 4 Low Dropout Regulators
- Maximum 200mA x 4-Channel LDO Output Current
- 16-Level LDO Output Voltage Setting
- I<sup>2</sup>C Programmable Independent LDO Channel ON/OFF Control
- Over Temperature Protection
- Thin 24-Lead WQFN Package
- RoHS Compliant and Halogen Free

### Applications

- Cellular Phones
- PDAs and Smart Phones

### **Pin Configurations**

(TOP VIEW)




## **RT9396**




## **Marking Information**

JP=YM DNN JP= : Product Code YMDNN : Date Code

## **Typical Application Circuit**



### **Timing Diagram**





#### 16-step Voltage LDO Channel I<sup>2</sup>C Writing Cycles of LDOX ON/OFF Setting Address Selection B1 B0 Start 0 0 0 0 0 0 1 B4 В3 B2 0 0 0 СЗ C2 C1 C0 Stop 1 1 0 0 LD03+ LD02+ D04+ LD01 I<sup>2</sup>C Writing Cycles of Backlighting I (LED1~6) Fade In/Out Backlight Channel 64-step Current Setting Address ON/OFF Setting 0 0 B3 B2 B1 B0 C7 C6 C5 C4 C3 C2 C1 C0 Start 0 0 0 0 0 1 B4 Stop 1 1 1 LED5+ LED6-₹ €~ PWMEN+ LED4 LED1~3-BLON Fade In/Out Setting: 01: Every Step of Fade In/Out = 8 ms 10: Every Step of Fade In/Out = 16 ms 11: Every Step of Fade In/Out = 32 ms • I<sup>2</sup>C Writing Cycles of Backlighting II (Main: LED1~5, Sub: LED6) Fade In/Out Backlight Channel Setting Main 64-step Current Setting ON/OFF Address Main Start 1 0 1 0 1 0 0 0 0 1 1 0 B3 B2 B1 B0 C7 C6 C5 C4 C3 C2 C1 C0 Stop LED1~3**→** Main ON PWMEN+ LED5+ LED4 Main Fade In/Out Setting: 01: Every Step of Fade In/Out = 8 ms 10: Every Step of Fade In/Out = 16 ms 11: Every Step of Fade In/Out = 32 ms Backlight Channel Fade In/Out Sub Setting Sub 64-step Current Setting Address ON/OFF C7 Start 0 0 0 0 0 0 B0 Stop 1 1 1 0 1 0 0 C6C5C4 C3 C2C1C0 1 1 4 LED6 -Sub ON Sub Fade In/Out Setting: 01: Every Step of Fade In/Out = 8 ms 10: Every Step of Fade In/Out = 16 ms 11: Every Step of Fade In/Out = 32 ms • I<sup>2</sup>C Writing Cycles of Backlighting III (Main: LED1~4, Sub: LED5~6) Backlight Channel Fade In/Out Address Main ON/OFF Setting Main 64-step Current Setting C7 B1 B0 Start 0 0 0 0 0 0 0 0 B2 0 C6 C5 C4 C3 C2 C1 C0 Stop 1 4 ♠ 4 Main Fade In/Out Setting: PWMEN LED4 LED1~3 S 01: Every Step of Fade In/Out = 8 ms **Jain** 10: Every Step of Fade In/Out = 16 ms 11: Every Step of Fade In/Out = 32 ms Backlight Channel Fade In/Out Sub Sub 64-step Current Setting Address ON/OFF Setting Start 1 0 1 0 1 0 0 0 0 0 1 0 0 0 В0 C7 C6 C5 C4 C3 C2 C1 C0 Stop ED5~6-Sub Fade In/Out Setting: Sub ON 01: Every Step of Fade In/Out = 8 ms 10: Every Step of Fade In/Out = 16 ms 11: Every Step of Fade In/Out = 32 ms

Figure 2. Control Sequences of LDO Setting and LED Dimming

RT9396




## **Functional Pin Description**

Pin No.	Pin Name	Pin Function
1	PGND	Charge Pump Ground.
2	C2N	Fly Capacitor 2 Negative Connection.
3	C1N	Fly Capacitor 1 Negative Connection.
4	C1P	Fly Capacitor 1 Positive Connection.
5	C2P	Fly Capacitor 2 Positive Connection.
6	AGND	Ground for LDO1 to LDO4.
7	VIN	Charge Pump Power Input. Connect this pin to LDOIN pin.
8	LDOIN	LDO Power Input. Connect this pin to VIN pin.
9	LDO4	LDO4 Output.
10	LDO3	LDO3 Output.
11	LDO2	LDO2 Output.
12	LDO1	LDO1 Output.
13	CF	PWM Filter Capacitor Connection.
14	PWM	PWM Dimming Control Input.
15	EN	Chip Enable (Active High).
16	SDA	I <sup>2</sup> C Data Input.
17	SCL	I <sup>2</sup> C Clock Input.
18	LED6	Current Sink for LED6.
19	LED5	Current Sink for LED5.
20	LED4	Current Sink for LED4.
21	LED3	Current Sink for LED3.
22	LED2	Current Sink for LED2.
23	LED1	Current Sink for LED1.
24	VOUT	Charge Pump Output. Connect a 1µF ceramic capacitor between VOUT and GND.



## **Function Block Diagram**



#### Table 1. 16-Step LDO Output Voltage Setting

C3	C2	C1	C0	LDO1 & LDO2 Output Voltage (V)	LDO3 & LDO4 Output Voltage (V)	C3	C2	C1	C0	LDO1 & LDO2 Output Voltage (V)	LDO3 & LDO4 Output Voltage (V)
0	0	0	0	1	1.1	1	0	0	0	2.5	2.2
0	0	0	1	1.1	1.2	1	0	0	1	2.6	2.3
0	0	1	0	1.2	1.4	1	0	1	0	2.7	2.4
0	0	1	1	1.3	1.7	1	0	1	1	2.8	2.5
0	1	0	0	1.5	1.8	1	1	0	0	2.9	2.8
0	1	0	1	1.6	1.9	1	1	0	1	3	2.85
0	1	1	0	1.8	2	1	1	1	0	3.1	3.2
0	1	1	1	2.1	2.1	1	1	1	1	3.3	3.3



WLED

Current (mA)

.....

					Ta	able 2. 64-Step	NLEC	Curr	ent Se	etting	
C5	C4	C3	C2	C1	C0	WLED Current (mA)		C5	C4	СЗ	
0	0	0	0	0	0	0.39		1	0	0	
0	0	0	0	0	1	0.78		1	0	0	ľ
0	0	0	0	1	0	1.17		1	0	0	t
0	0	0	0	1	1	1.56		1	0	0	ľ
0	0	0	1	0	0	1.95		1	0	0	Ī
0	0	0	1	0	1	2.34		1	0	0	Ī
0	0	0	1	1	0	2.73		1	0	0	Ī
0	0	0	1	1	1	3.13		1	0	1	Ī
0	0	1	0	0	0	3.52		1	0	1	ſ
0	0	1	0	0	1	3.91		1	0	1	Ī
0	0	1	0	1	0	4.3		1	0	1	Ī
0	0	1	0	1	1	4.69	İ	1	0	1	ſ
0	0	1	1	0	0	5.08		1	0	1	Ī
0	0	1	1	0	1	5.47	İ	1	0	1	Γ
0	0	1	1	1	0	5.86		1	0	1	Ī
0	0	1	1	1	1	6.25	İ	1	1	0	Γ
0	1	0	0	0	0	6.64		1	1	0	Ī
0	1	0	0	0	1	7.03		1	1	0	Ī
0	1	0	0	1	0	7.42	İ	1	1	0	Ī
0	1	0	0	1	1	7.81		1	1	0	Ī
0	1	0	1	0	0	8.2	İ	1	1	0	ſ
0	1	0	1	0	1	8.59		1	1	0	Ī
0	1	0	1	1	0	8.98		1	1	0	Ī
0	1	0	1	1	1	9.38		1	1	1	Ī
0	1	1	0	0	0	9.77		1	1	1	ľ
0	1	1	0	0	1	10.16	İ	1	1	1	ſ
0	1	1	0	1	0	10.55		1	1	1	t
0	1	1	0	1	1	10.94		1	1	1	t
0	1	1	1	0	0	11.33		1	1	1	t
0	1	1	1	0	1	11.72		1	1	1	Ì
0	1	1	1	1	0	12.11		1	1	1	t
0	1	1	1	1	1	12.5				-	-

#### Table 2. 64-Step WLED Current Setting

1	0	0	0	0	0	12.89
1	0	0	0	0	1	13.28
1	0	0	0	1	1	14.06
1	0	0	1	0	0	14.45
1	0	0	1	0	1	14.84
1	0	0	1	1	0	15.23
1	0	0	1	1	1	15.63
1	0	1	0	0	0	16.02
1	0	1	0	0	1	16.41
1	0	1	0	1	0	16.8
1	0	1	0	1	1	17.19
1	0	1	1	0	0	17.58
1	0	1	1	0	1	17.97
1	0	1	1	1	0	18.36
1	0	1	1	1	1	18.75
1	1	0	0	0	0	19.14
1	1	0	0	0	1	19.53
1	1	0	0	1	0	19.92
1	1	0	0	1	1	20.31
1	1	0	1	0	0	20.7
1	1	0	1	0	1	21.09
1	1	0	1	1	0	21.48
1	1	0	1	1	1	21.88
1	1	1	0	0	0	22.27
1	1	1	0	0	1	22.66
1	1	1	0	1	0	23.05
1	1	1	0	1	1	23.44
1	1	1	1	0	0	23.83
1	1	1	1	0	1	24.22
1	1	1	1	1	0	24.61
1	1	1	1	1	1	25

C2

C1

**C0** 

## Absolute Maximum Ratings (Note 1)

• Supply Input Voltage, V <sub>IN</sub>	- –0.3V to 6V
Output Voltage, V <sub>OUT</sub>	6V to 0.3V
Other Pins	- –0.3V to 6V
• Power Dissipation, $P_D @ T_A = 25^{\circ}C$	
WQFN-24L 3x3	- 1.667W
Package Thermal Resistance (Note 2)	
WQFN-24L 3x3, θ <sub>JA</sub>	- 60°C/W
• Junction Temperature	- 150°C
• Lead Temperature (Soldering, 10 sec.)	- 260°C
Storage Temperature Range	- –65°C to 150°C
ESD Susceptibility (Note 3)	
HBM (Human Body Mode)	- 2kV
MM (Machine Mode)	- 200V

## Recommended Operating Conditions (Note 4)

Supply Input Voltage, VIN, VLDOIN	2.8V to 5V
Junction Temperature Range	–40°C to 125°C
Ambient Temperature Range	–40°C to 85°C

### **Electrical Characteristics**

 $(V_{IN} = V_{LDOIN} = 3.6V, C_{IN} = 2.2\mu F, C_{OUT} = 1\mu F, C_{FLY1} = C_{FLY2} = 1\mu F, V_F = 3.5V, I_{LEDx} = 25mA, T_A = 25^{\circ}C$ , unless otherwise specification)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit			
Input Power Supply									
Under-Voltage Lockout Threshold	Vuvlo	V <sub>IN</sub> Rising.	1.8	2.1	2.5	V			
Under-Voltage Lockout Hysteresis	$\Delta V_{UVLO}$			200		mV			
Quiescent of x1 Mode	I <sub>Q_x1</sub>	x1 Mode, V <sub>IN</sub> = 5V, No Load, LDO[1:4] OFF		1	2	mA			
Quiescent of x2 Mode	I <sub>Q_x2</sub>	x2 Mode, V <sub>IN</sub> = 3.5V, No Load, LDO[1:4] OFF		3.5	5	mA			
Shutdown Current	I <sub>SHDN</sub>	V <sub>IN</sub> = 5V, V <sub>EN</sub> = 0V		0.5	1	μA			
Charge Pump WLED Driver	-								
Backlight I <sub>LEDx</sub> Accuracy			-5	0	5	%			
Backlight Current Matching			-3	0	3	%			
Dropout Voltage				70		mV			
Charge Pump	•				•				
Oscillator Frequency				1000		kHz			
x1 Mode to x1.5 Mode Transition Voltage (V <sub>IN</sub> falling)		V <sub>f</sub> = 3.5V, I <sub>OUT</sub> = 150mA		3.6	3.75	V			
Mode Transition Hysteresis		V <sub>f</sub> = 3.5V, I <sub>OUT</sub> = 150mA		250		mV			
Over Voltage Protection		V <sub>IN</sub> = 4.5V	5.2	5.5	5.8	V			

## RT9396


RICHTEK
---------

$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Paramete	er	Symbol	Test Conditions	Min	Тур	Max	Unit
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	LDO1 to LDO4		•	•		•		
Dutput voltage Range  By I <sup>2</sup> C Setting  1.1   3.3  V    VOUT Accuracy $I_{OUT} = 1mA$ 3  3  %    Line Regulation $V_{IN} = (V_{OUT} + 0.3V)$ to 5V or $V_{IN} > 2.5V$ , whichever is larger    0.2  %/V    Load Regulation $1mA < I_{OUT} < 200mA$ 0.6  %    Current Limit  ILIM  RLOAD = 1Ω  230  350  600  mA    Quiescent Current  I.Q  4-Channel All Turn On   140  200  µA    Shutdown Current  I.ShDN    160   °C    Z interface  SN, SDA,SCL Pull Low Current  I.SD   20   °C    SDA Output Low Voltage  VCL    0.4  V    SDA SCL Pull Low Current  I.EN    0.4  V    SDA Output Low Voltage  VCL    0.4  V    SCL Clock Kigh Period  thign  0.6	Input Voltage			V <sub>IN</sub> = 2.8V to 5V	2.8		5	V
VOUT AccuracyIouT = 1mA-33%Line Regulation $V_{IN} = (V_{OUT} + 0.3V)$ to 5V or $V_{IN} > 2.5V$ , whichever is larger0.2%/VLoad Regulation $1mA < I_{OUT} < 200mA$ 0.6%Current LimitILIM $R_{LOAD} = 1\Omega$ 230350600mAQuiescent CurrentI.g.4-Channel All Turn On140200 $\mu A$ Shutdown CurrentI.g. $T_{SD}$ 160°CThemal ShutdownTSD160°CThemal Shutdown Hysteresis $\Lambda T_{SD}$ 20°CThemal Shutdown Hysteresis $\Lambda T_{SD}$ 20°C <b>2</b> Cinterface100 $\mu A$ 0.4VEN, SDA, SCLLogic-HighVIH1.4VThreshold VoltageVCL0.4VSDA Output Low VoltageVCL400KHzSCL Clock FrequencyfscL $\mu S$ SOL Ock High PeriodtHgh0.6 $\mu S$ SDA Data Setup Timetsu_DAT0.6 $\mu S$ SDA Data HOLD Timeth_D_DAT0.6 $\mu S$ SDA Data Setup Time for STOP Conditiontsu_STO0.6 $\mu S$ SDA Data HOLD Timeth_D_DAT0.050.9 $\mu S$ Start	Dropout Voltage			$V_{IN} \ge 2.8V$ , $I_{OUT}$ = 200mA			200	mV
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Output voltage Range			By I <sup>2</sup> C Setting	1.1		3.3	V
$\begin{tabular}{ c                                   $	VOUT Accuracy			I <sub>OUT</sub> = 1mA	-3		3	%
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Line Regulation						0.2	%/V
Quiescent CurrentIQ IQ A4-Channel All Turn On140200 µAShutdown CurrentI SHDNT SD1µAThemal Shutdown Hysteresis $\Delta T_{SD}$ 160°CThemal Shutdown Hysteresis $\Delta T_{SD}$ 100°C <b>2°C interface</b> 20°C°C <b>2°C interface</b> 510µAEN, SDA, SCLLogic-HighVIH1.4VIbreshold VoltageVolt0.4VSDA Output Low VoltageVCL0.4VSCL Clock FrequencyfScL400kHzSCL Clock Low Periodthigh0.6µsHold Time START Conditionthigh0.6µsSDA Data Setup Timetsu_DAT0.050.9µsSetup Time for STOP Conditiontsu_STO0.6µsSoDA Data HOLD Timetbugtsu_STO0.6µsSetup Time for STOP Conditiontsu_STO0.6µsSup Stree Time Between STOP and Start Conditiontsu_STO0.6µsPWM Dimming ControlV0.5µsPWM Dimming Low Timeµs0.5µsPWM Dimming Low Time	Load Regulation			1mA < I <sub>OUT</sub> < 200mA			0.6	%
Shutdown CurrentIII <td>Current Limit</td> <td></td> <td>I<sub>LIM</sub></td> <td></td> <td>230</td> <td>350</td> <td>600</td> <td>mA</td>	Current Limit		I <sub>LIM</sub>		230	350	600	mA
Thermal ShutdownT SD160 $^{\circ}$ CThermal Shutdown Hysteresis $\Delta T_{SD}$ 20 $^{\circ}$ C $^{2}$ C interfaceEN, SDA, SCL Pull Low CurrentIEN510 $\mu$ AEN, SDA, SCLLogic-HighVIH1.4VThreshold VoltageVCL0.4VSDA Output Low VoltageVCL0.4VSCL Clock FrequencyfSCL400kHzSCL Clock Low PeriodtLow1.3 $\mu$ sSCL Clock High PeriodtHigh0.6 $\mu$ sHold Time START ConditiontHg_STR0.6 $\mu$ sSDA Data Setup TimetSU_DAT100 $\mu$ sSDA Data HOLD TimetHD_DAT0.050.9 $\mu$ sStart ConditiontSU_STO0.6 $\mu$ sSDA Data HOLD TimetBUF1.3 $\mu$ sStart ConditiontBUFtBUF1.3 $\mu$ sPWM Dimming ControltBUF0.5500 $\mu$ sPWM Dimming Low Time0.5500 $\mu$ s	Quiescent Current		l <sub>Q</sub>	4-Channel All Turn On		140	200	μA
Thermal Shutdown Hysteresis $\Delta T_{SD}$ 20°C $^{2}C$ interfaceEN, SDA,SCL Pull Low CurrentIEN510 $\mu$ AEN, SDA, SCLLogic-HighVIH1.4VThreshold VoltageVcL0.4VSDA Output Low VoltageVcL0.4VSCL Clock FrequencyfScL400kHzSCL Clock Low PeriodtLow1.3 $\mu$ sSCL Clock High PeriodtHigh0.6 $\mu$ sHold Time START ConditiontHg_STR0.6 $\mu$ sSDA Data Setup TimetSu_DAT0.050.9 $\mu$ sSetup Time for STOP ConditiontSu_STO0.6 $\mu$ sBus Free Time Between STOP and START ConditiontBUF1.3 $\mu$ sPWM Dimming Frequency1200kHzPWM Dimming Frequency1200kHzPWM Dimming Low Time0.5 $\mu$ s	Shutdown Current		I <sub>SHDN</sub>				1	•
$^{2}$ C interfaceImage: second s	Thermal Shutdown		T <sub>SD</sub>			160		-
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Thermal Shutdown Hy	steresis	$\Delta T_{SD}$			20		°C
EN, SDA, SCL Threshold VoltageLogic-High Logic-Low $V_{IH}$ 1.4VSDA Output Low VoltageVCL0.4VSCL Clock FrequencyfsCL0.4VSCL Clock Low PeriodtLow1.3400SCL Clock High PeriodtHigh0.6 $\mu$ sSCL Clock High PeriodtHugh0.6 $\mu$ sScl Clock High PeriodtHugh0.6 $\mu$ sScl Data Start ConditiontHo_STR0.6 $\mu$ sSDA Data Setup Timetsu_DAT100nsSDA Data HOLD TimetHo_DAT0.050.9 $\mu$ sSetup Time for STOP Conditiontsu_STO0.6 $\mu$ sBus Free Time Between STOP and START ConditiontBuF1.3 $\mu$ sPWM Dimming Control $\mu$ s $\mu$ sPWM Dimming Frequency1200kHzPWM Dimming Low Time0.5 $\mu$ s	I <sup>2</sup> C interface							
InterpretationInterpretationInterpretationInterpretationThreshold VoltageLogic-LowVIL0.4VSDA Output Low VoltageVCL0.4VSCL Clock Frequency $f_{SCL}$ 400kHzSCL Clock Low Periodthigh0.6 $\mu$ sSCL Clock High Periodthigh0.6 $\mu$ sSCL Clock High Periodthigh0.6 $\mu$ sHold Time START Conditionthigh0.6 $\mu$ sSetup Time for Repeat STARTtsu_STR0.6 $\mu$ sSDA Data Setup Timetsu_DAT0.050.9 $\mu$ sSetup Time for STOP Conditiontsu_STO0.6 $\mu$ sSetup Time for STOP Conditiontsu_STO0.6 $\mu$ sSus Free Time Between STOP and START Conditiontsu_STO0.6 $\mu$ sPWM Dimming ControltsuF1.3 $\mu$ sPWM Dimming High Time0.50.5 $\mu$ sPWM Dimming Low Time0.5500 $\mu$ s	EN, SDA,SCL Pull Lov	v Current	I <sub>EN</sub>			5	10	μA
SDA Output Low Voltage  V <sub>CL</sub> 0.4  V    SCL Clock Frequency  f <sub>SCL</sub> 400  kHz    SCL Clock Low Period  t <sub>Low</sub> 1.3    μs    SCL Clock High Period  tHigh  0.6    μs    SCL Clock High Period  tHigh  0.6    μs    Hold Time START Condition  tHD_STR  0.6    μs    Setup Time for Repeat START  tSU_STR  0.6    μs    SDA Data Setup Time  tSU_DAT  100    ns    SDA Data HOLD Time  tHD_DAT  0.05   μs    Setup Time for STOP Condition  tSU_STO  0.6   μs    Setup Time for STOP Condition  tSU_STO  0.6   μs    Bus Free Time Between STOP and START Condition  tBuF  1.3   μs    PWM Dimming Frequency  0.5 <td< td=""><td>EN, SDA, SCL</td><td>Logic-High</td><td></td><td></td><td>1.4</td><td></td><td></td><td>V</td></td<>	EN, SDA, SCL	Logic-High			1.4			V
SCL Clock Frequency $f_{SCL}$ 400kHzSCL Clock Low Period $t_{Low}$ 1.3 $\mu$ sSCL Clock High Period $t_{High}$ 0.6 $\mu$ sSCL Clock High Period $t_{High}$ 0.6 $\mu$ sHold Time START Condition $t_{HD_STR}$ 0.6 $\mu$ sSetup Time for Repeat START $t_{SU_STR}$ 0.6 $\mu$ sSDA Data Setup Time $t_{SU_DAT}$ 100 $n$ sSDA Data HOLD Time $t_{HD_DAT}$ 0.050.9 $\mu$ sSetup Time for STOP Condition $t_{SU_STO}$ 0.6 $\mu$ sBus Free Time Between STOP and START Condition $t_{BUF}$ 1.3 $\mu$ sPWM Dimming Frequency1200kHzPWM Dimming High Time0.5 $\mu$ sPWM Dimming Low Time0.5500 $\mu$ s	Threshold Voltage	Logic-Low	VIL				0.4	V
SCL Clock Low Period  tLow  1.3    μs    SCL Clock High Period  tHigh  0.6    μs    SCL Clock High Period  tHigh  0.6    μs    Hold Time START Condition  tHD_STR  0.6    μs    Setup Time for Repeat START  tSU_STR  0.6    μs    SDA Data Setup Time  tSU_DAT  100    ns    SDA Data Setup Time  tHD_DAT  0.05   0.9  μs    Setup Time for STOP Condition  tSU_STO  0.6    μs    Setup Time for STOP Condition  tSU_STO  0.6    μs    Bus Free Time Between STOP and START Condition  tBUF  1.3    μs    PWM Dimming Control  tBUF  0.5    μs    PWM Dimming High Time  0.5    μs    PWM Dimming Low Time  0.5	SDA Output Low Volta	ge	V <sub>CL</sub>				0.4	V
SCL Clock High Period  tHigh  0.6   μs    Hold Time START Condition  tHD_STR  0.6   μs    Setup Time for Repeat START  tsu_STR  0.6   μs    SDA Data Setup Time  tsu_DAT  0.05   μs    SDA Data Setup Time  tHD_DAT  0.05   ns    SDA Data HOLD Time  tHD_DAT  0.05   μs    Setup Time for STOP Condition  tsu_STO  0.6   μs    Bus Free Time Between STOP and START Condition  tBUF  1.3   μs    PWM Dimming Control  tBUF  1.3   μs    PWM Dimming Frequency  1   μs    PWM Dimming High Time  0.5   μs	SCL Clock Frequency		f <sub>SCL</sub>				400	kHz
Hold Time START Condition $t_{HD_STR}$ 0.6 $\mu_S$ Setup Time for Repeat START $t_{SU_STR}$ 0.6 $\mu_S$ SDA Data Setup Time $t_{SU_DAT}$ 100 $$ $\mu_S$ SDA Data HOLD Time $t_{HD_DAT}$ 0.050.9 $\mu_S$ Setup Time for STOP Condition $t_{SU_STO}$ 0.6 $$ $\mu_S$ Bus Free Time Between STOP and START Condition $t_{BUF}$ 1.3 $$ $$ $\mu_S$ PWM Dimming ControlPWM Dimming Frequency1 $$ $200$ kHzPWM Dimming Low Time0.5 $$ $$ $\mu_S$	SCL Clock Low Period		t <sub>Low</sub>		1.3			μS
Setup Time for Repeat STARTtsu_STR0.6 $\mu$ sSDA Data Setup Timetsu_DAT100nsSDA Data HOLD TimetHD_DAT0.050.9 $\mu$ sSetup Time for STOP Conditiontsu_STO0.6 $\mu$ sBus Free Time Between STOP and START ConditiontBUF1.3 $\mu$ sPWM Dimming ControlPWM Dimming Frequency1200kHzPWM Dimming High Time0.5 $\mu$ sPWM Dimming Low Time1500 $\mu$ s	SCL Clock High Period	b	t <sub>High</sub>		0.6			μS
SDA Data Setup Time $t_{SU_DAT}$ 100nsSDA Data HOLD Time $t_{HD_DAT}$ 0.050.9 $\mu s$ Setup Time for STOP Condition $t_{SU_STO}$ 0.6 $\mu s$ Bus Free Time Between STOP and START Condition $t_{BUF}$ 1.3 $\mu s$ PWM Dimming ControlPWM Dimming Frequency1200kHzPWM Dimming High Time0.5 $\mu s$ PWM Dimming Low Time0.5 $500$ $\mu s$	Hold Time START Cor	ndition	thd_str		0.6			μS
SDA Data HOLD TimetHD_DAT0.050.9μsSetup Time for STOP Conditiont <sub>SU_STO</sub> 0.6μsBus Free Time Between STOP and START Conditiont <sub>BUF</sub> 1.3μsPWM Dimming Controlrequency1200kHzPWM Dimming Frequency0.5μsPWM Dimming Low Time0.5μs	Setup Time for Repea	t START	t <sub>SU_STR</sub>		0.6			μS
Setup Time for STOP Conditiont_SU_STO0.6μBus Free Time Between STOP and START Conditiont_BUF1.3μsPWM Dimming ControlPWM Dimming Frequency1200kHzPWM Dimming High Time0.5μsPWM Dimming Low Time0.5μs	SDA Data Setup Time		t <sub>SU_DAT</sub>		100			ns
Bus Free Time Between STOP and START Conditiont_BUF1.3μsPWM Dimming ControlPWM Dimming Frequency1200kHzPWM Dimming High Time0.5μsPWM Dimming Low Time0.5500μs	SDA Data HOLD Time	9	thd_dat		0.05		0.9	μS
START Conditiont_BUF1.3μsPWM Dimming ControlPWM Dimming Frequency1200kHzPWM Dimming High Time0.5μsPWM Dimming Low Time0.5500μs	Setup Time for STOP	Condition	t <sub>SU_STO</sub>		0.6			μS
PWM Dimming Frequency  1   200  kHz    PWM Dimming High Time  0.5    μs    PWM Dimming Low Time  0.5   500  μs	Bus Free Time Between STOP and START Condition		t <sub>BUF</sub>		1.3			μS
PWM Dimming High Time  0.5   μs    PWM Dimming Low Time  0.5   500  μs	PWM Dimming Contr	rol						
PWM Dimming Low Time  0.5   500  μs	PWM Dimming Frequency				1		200	kHz
	PWM Dimming High T	ime			0.5			μS
Shutdown Delay 16 ms	PWM Dimming Low Ti	me			0.5		500	μS
	Shutdown Delay				16			ms


**Note 1.** Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.


- Note 2.  $\theta_{JA}$  is measured in the natural convection at  $T_A = 25^{\circ}C$  on a high effective thermal conductivity four-layer test board of JEDEC 51-7 thermal measurement standard.
- Note 3. Devices are ESD sensitive. Handling precaution is recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.


## **Typical Operating Characteristics**

























DS9396-01 April 2011






#### For LDO







Time (50ms/Div)

## **Applications Information**

The RT9396 is an I<sup>2</sup>C interface PMIC with one 6-Channel charge pump white LED driver and four LDOs. The charge pump provides 6-Channel low dropout voltage current source to regulate up to 6 white LEDs. For high efficiency, the RT9396 implements a smart mode transition for charge pump operation. The four LDOs are capable of delivering low dropout voltage of 200mV @ 200mA with 3% output accuracy. The I<sup>2</sup>C dimming function allows for a 64 steps LED brightness control and 16 steps LDO voltage control.

### Input UVLO

An under voltage lockout (UVLO) function is provided to prevent unstable occurrences during start-up. The UVLO threshold is set at an input rising voltage of 2.1V typically with a hysteresis of 0.2V. The input operating voltage range of the RT9396 is from 2.8V to 5V. An input capacitor should be placed near the VIN pin to reduce ripple voltage. It is recommended to use a ceramic  $2.2\mu$ F or larger capacitance as the input capacitor.

### Soft-Start

The RT9396 includes a soft-start circuit to limit the inrush current at power on and mode switching. The soft-start circuit limits the input current before the output voltage reaches a desired voltage level.


### **Mode Decision**

The RT9396 uses a smart mode decision method to choose the working mode for maximum efficiency. The charge pump can operate at x1, x1.5 or x2 mode. The mode decision circuit senses the output voltage and LED voltage to determine the optimum working mode.

### **Power Sequence**

In order to assure normal operating condition, the input voltage and EN should be active before the RT9396 receives the I<sup>2</sup>C signal, as shown in Figure 3. The RT9396 can be shut down by pulling EN low. When EN is reset, the I<sup>2</sup>C signal also needs to be re-applied to resume normal operating condition.





### I<sup>2</sup>C Compatible Interface

Figure 4 shows the timing diagram of the I2C interface. The RT9396 communicates with a host (master) using the standard I<sup>2</sup>C 2-wire interface. The two bus lines of SCL and SDA must be pulled high when the bus is not in use. Internal pull-up resistors are installed. After the START condition, the I<sup>2</sup>C master sends 8-bits data, consisting of seven address bits and a following data direction bit (R/ W). The RT9396 address is 1010100 (54h) and is a receiveonly (slave) device. The second word selects the register to which the data will be written. The third word contains data to write to the selected register.

Figure 2 shows the writing information for voltage of the four LDOs and current of the six LEDs. In the second word, the sub-address of the four LDOs is "001" and the sub-address of the LEDDriver for different dimming modes are respectively "010", "011" and "100". For the LDO output voltage setting, bits B1 to B4 represent each LDO channel respectively where a "1" indicates selected and a "0" means not selected. The B0 bit controls on/off (1/ 0) mode for the selected LDO channel(s). Then, in the third word, bits C0 to C3 control a 16-step setting of LDO1 to LDO4. The voltage values are listed in Table 1.

For LED dimming, there are three operating modes (Backlight I, Backlight II and Backlight III) to select from by writing respectively "010", "011" and "100" into the first three bits of the second word. When Backlight I is selected, all six LEDs have the same behavior. Their 64step dimming currents are set by bits C0 to C5, which are listed in Table 2. The bits C6 and C7 determine the fade in/out time of each step as shown in Figure 2. For Backlight II and Backlight III, two sets of LEDs, called main and Sub, can work separately and turn on solely. It should be noticed that no matter which mode is selected, the B0 bit must be a "1" in order for te LEDs in the main set to be turned on. In Backlight II, the main set consists of LED1 to LED5 and LED6 is the Sub set. In Backlight III, the main set consists of LED1 to LED4, while the Sub set comprises of LED5 and LED6. The RT9396 has another dimming function called PWM dimming, which can be enabled by selecting the B4 bit in Backlight I, B3 bit in Backlight II,

and B2 bit in Backlight III. Once the function is enabled, a PWM signal is applied to the PWM pin to perform PWM dimming. The LED current value is the current value set by C0 to C5 multiplied by the duty cycle. It is important to note that the PWM dimming function applies only to the main set.




Figure 4. I<sup>2</sup>C Communication Sequence

### **Flying Capacitors Selection**

To attain better performance of the RT9396, the selection of peripherally appropriate capacitor and value is very important. These capacitors determine some parameters such as input/output ripple voltage, power efficiency and maximum supply current by charge pump. To reduce the input and output ripple effectively, low ESR ceramic capacitors are recommended. For LED driver applications, the input voltage ripple is more important than the output voltage ripple. The input ripple is influenced by the input capacitor, C<sub>IN</sub>. Increasing the input capacitance can further reduce the ripple. The flying capacitors ,C<sub>FLY1</sub> and C<sub>FLY2</sub> determine the supply current capability of the charge pump, which in turn influences the overall efficiency of the system. A lower capacitance will improve efficiency, but it will limit the LED's current at low input voltage. For a 6 x 25mA load over the entire input voltage range of 2.8V to 5V, it is recommended to use a 1µF ceramic capacitor for C<sub>FLY1</sub>, C<sub>FLY2</sub> and C<sub>OUT</sub>.

### **LDO Capacitor Selection**

Like for any low dropout regulator, the external capacitors used for the RT9396 must be carefully selected for regulator stability and performance. A capacitor with capacitance larger than  $1\mu$ F is placed close to the RT9396 supply input to reduce ripple. The value of this capacitor can be increased without limit. The input capacitor must be located at a distance of not more than 0.5 inch away from the input pin of the IC and tied to a clean analog ground. Any good quality ceramic or tantalum capacitor can meet the requirement. The capacitor with larger value and lower ESR (equivalent series resistance) provides better PSRR power supply rejection ratio and line-transient response. The output capacitor must meet minimum requirement for both capacitance and ESR in all LDO's applications. For stability consideration, a ceramic capacitor with minimum capacitance of  $1\mu$ F and minimum ESR of  $20m\Omega$  is recommended for the output capacitor. For space-saving and performance consideration, the RT9396 is designed to work with ceramic capacitor of low ESR. However, because of it's wide ESR range tolerance, the RT9396 can work stably with output capacitor of other types as well. Figure 5 shows the stable region for various load current and output capacitor conditions. Large output capacitance can reduce noise and improve load transient response, stability, and PSRR. The capacitor must be located at a distance not more than 0.5 inch away from the VOUT pin and tied to a clean analog ground.




Figure 5. Stable  $C_{OUT}$  ESR Range

### **Thermal Considerations**

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, rate of surrounding airflow and temperature difference between junction to ambient. The maximum power dissipation can be calculated by following the formula :


 $\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = (\mathsf{T}_{\mathsf{J}(\mathsf{MAX})} - \mathsf{T}_{\mathsf{A}}) / \theta_{\mathsf{J}\mathsf{A}}$ 

Where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature and  $\theta_{JA}$  is the junction to ambient thermal resistance.

For recommended operating conditions specification of the RT9396, the maximum junction temperature is 125°C and T<sub>A</sub> is the ambient temperature. The junction to ambient thermal resistance  $\theta_{JA}$  is layout dependent. For WQFN-24L 3x3 package, the thermal resistance  $\theta_{JA}$  is 60°C/W on the standard JEDEC 51-7 four-layer thermal test board. The maximum power dissipation at T<sub>A</sub> = 25°C can be calculated by the following formula :

 $\mathsf{P}_{\mathsf{D}(\mathsf{MAX})}$  = (125°C - 25°C) / (60°C/W) = 1.667W for WQFN-24L 3x3 package

The maximum power dissipation depends on operating ambient temperature for fixed  $T_{J(MAX)}$  and thermal resistance  $\theta_{JA}$ . For RT9396 package, the derating curve in Figure 6 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation allowed.



RT9396

Figure 6. Derating Curve for RT9396 Package


### Layout Considerations

The RT9396 is a high-frequency switched-capacitor converter. For best performance, careful PCB layout is necessary. Place all peripheral components as close as possible to the IC. Place  $C_{IN1}$ ,  $C_{IN2}$ ,  $C_{OUT}$ ,  $C_{L1}$ ,  $C_{L2}$ ,  $C_{L3}$ ,  $C_{L4}$ ,  $C_{FLY1}$ , and  $C_{FLY2}$  near to VIN, LDOIN, VOUT, LDO1, LDO2, LDO3, LDO4, C1P, C1N, C2P, C2N, and GND pin respectively. A short connection is highly recommended. The following guidelines should be strictly followed when designing a PCB layout for the RT9396.

- The exposed GND pad must be soldered to a large ground plane for heat sinking and noise prevention. The through-hole vias located at the exposed pad is connected to the ground plane of internal layer.
- VIN traces should be wide enough to minimize inductance and handle high currents. The trace running from the battery to the IC should be placed carefully and shielded strictly.
- Input and output capacitors must be placed close to the IC. The connection between pins and capacitor pads should be copper traces without any through-hole via connection.
- The flying capacitors must be placed close to the IC. The traces running from the pins to the capacitor pads should be as wide as possible. Long traces will also produce large noise radiation caused by the large dv/dt on these pins. Short trace is recommended.


# **RT9396**

 All the traces of LEDs and VIN running from pins to LCM module should be shielded and isolated by the ground plane. The shielding prevents the interference of high frequency noise coupled from the charge pump.





### **Outline Dimension**



Symbol	Dimensions	n Millimeters	<b>Dimensions In Inches</b>			
Symbol	Min	Max	Min	Мах		
А	0.700	0.800	0.028	0.031		
A1	0.000	0.050	0.000	0.002		
A3	0.175	0.250	0.007	0.010		
b	0.150	0.250	0.006	0.010		
D	2.900	3.100	0.114	0.122		
E	2.900	3.100	0.114	0.122		
е	0.400		0.0	)16		
L	0.350	0.450	0.014	0.018		
L1	0.950	1.050	0.037	0.041		

W-Type 24L QFN 3x3 (COL) Package

### **Richtek Technology Corporation**

Headquarter 5F, No. 20, Taiyuen Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789 Fax: (8863)5526611

### **Richtek Technology Corporation**

Taipei Office (Marketing) 5F, No. 95, Minchiuan Road, Hsintien City Taipei County, Taiwan, R.O.C. Tel: (8862)86672399 Fax: (8862)86672377 Email: marketing@richtek.com

Information that is provided by Richtek Technology Corporation is believed to be accurate and reliable. Richtek reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time. No third party intellectual property infringement of the applications should be guaranteed by users when integrating Richtek products into any application. No legal responsibility for any said applications is assumed by Richtek.