

Switch-Mode Single Cell Li-Ion Battery Charger with USB-OTG

General Description

The RT9458 is a switch-mode single cell Li-lon/Li-Polymer battery charger for portable applications. It integrates a synchronous PWM controller, power MOSFETs, input current sensing, high accuracy voltage regulation and charge termination circuits. The RT9458 also features USB On-The-Go (OTG).

The RT9458 optimizes the charging task by using a control algorithm to vary the charge rate via different modes, including pre-charge mode, fast charge mode, and constant voltage mode. The key charge parameters can be programmed via the I²C interface. The RT9458 resumes the charge cycle whenever the battery voltage falls below an internal threshold and automatically enters sleep mode when the input power supply is removed.

Other features include under-voltage protection, overvoltage protection, thermal regulation and reverse leakage protection.

The RT9458 is available in the small WL-CSP-20B 2.1x1.87 (BSC) package.

The recommended junction temperature range is -40° C to 125°C, and the ambient temperature range is -40° C to 85°C.

Marking Information



4E : Product Code W : Date Code


Features

- Support Quick Start for Charger
- High Accuracy Voltage/Current Regulation
- Input Current Regulation : 100mA/500mA/700mA/
 1A
- Minimum Input Voltage Regulation : 4.1V to 4.7V
 Per 0.1V Step
- Charge Voltage Regulation Accuracy: ±1%
- Charge Current Regulation Accuracy: ±5%
- Built-In Input Current Sensing and Limiting
- Integrated Power MOSFETS for up to 1.55A Charge Rate
- Integrated Sensing Resistors for Charging Current Sensing
- Synchronous 1.5MHz Fixed Frequency PWM Controller with up to 95% Duty Cycle
- Reverse Leakage Protection to Prevent Battery Drainage
- Thermal Regulation and Protection
- Over-Temperature Protection
- Input Over-Voltage Protection
- IRQ Output for Communication with I²C
- Automatic Charging
- RoHS Compliant and Halogen Free

Applications

- Cellular Telephones
- Personal Information Appliances
- MP3 Players
- Portable Instruments

Simplified Application Circuit





Ordering Information

RT9458**□**

−Package Type


WSC: WL-CSP-20B 2.1x1.87 (BSC)

Note:

Richtek products are Richtek Green Policy compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.

Pin Configuration

(TOP VIEW)




WL-CSP-20B 2.1x1.87 (BSC)

Functional Pin Description

Pin No.	Pin Name	Pin Function
A1, A2, A3	VIN	Power input.
A4	IRQ	IRQ output node. Open-drain output, connect a $10 k\Omega$ pull up resistor.
A5	BATS	Feedback voltage input for battery.
B1, B2, B3	VMID	Connection point between reverse blocking MOSFET and high-side MOSFET.
B4	отб	Boost mode control input or current regulation setting for average input current.
B5	ISNSIN	Charge current sense input.
C1, C2, C3	LX	Switch node.
C4	AGND	Analog ground.
C5	SCL	Clock input for I^2C . Open-drain output, connect a $10k\Omega$ pull-up resistor.
D1, D2, D3	PGND	Power ground for switching charger.
D4	воот	Bootstrap supply for high-side MOSFET. Connect a capacitor between BOOT and LX.
D5	SDA	Data input for I 2 C. Open-drain output, connect a 10k Ω pull-up resistor.



Functional Block Diagram



Operation

The RT9458 is a switch mode charger with USB-OTG support for single cell Li-lon battery in portable applications.

Base Circuits

Base circuits provide the internal power, VDD and reference voltage and bias current.

Current Sense

Current sense circuit regulates the output current up to 1.5A to battery

Protection Circuits

The protection block includes the OVP, UVLO, OTP, Timer and other circuits. It turns off the charging when the charger IC or input power is in abnormal level.

Loop Controller and PWM and Driver

The multi-loop controller controls the PWM signal during the charging process. The PWM circuit controls the power stage through the driver. It makes sure that the battery is well-charged with suitable current, voltage and dietemperature.

I²C Interface


The I²C interface is used to program the charging parameters, ex: output current and output voltage.

State Machine


The State Machine controls the operation of the switching charger and outputs the interrupt via the IRQ pin if there is any fault be triggered.



Flow Charts




POR Reset






Charger Flow





OTG Flow





Absolute Maximum Ratings (Note 1)

3 (, ,	
• Supply Input Voltage, VIN	0.3V to 20V
• VMID, BOOT	0.3V to 20V
• LX	0.3V to 10V
• MID – VIN, BOOT – LX	0.3V to 6V
• Other Pins	0.3V to 6V
 Power Dissipation, P_D @ T_A = 25°C 	
WL-CSP-20B 2.1x1.87 (BSC)	2.45W
Package Thermal Resistance (Note 2)	
WL-CSP-20B 2.1x1.87 (BSC), θ _{JA}	40.8°C/W
• Lead Temperature (Soldering, 10 sec.)	260°C
• Junction Temperature	150°C
• Storage Temperature Range	65°C to 150°C
ESD Susceptibility (Note 3)	
HBM (Human Body Model)	2kV
Recommended Operating Conditions (Note 4)	
Supply Input Voltage, VIN	4.3V to 6V

• Junction Temperature Range ------ -40°C to 125°C
• Ambient Temperature Range ------ -40°C to 85°C

Electrical Characteristics

 $(V_{IN} = 5V, V_{BAT} = 4.2V, L = 1\mu H, C_{IN} = 0.47\mu F, C_{BATS} = 10\mu F, T_A = 25^{\circ}C$, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Protection						
V _{IN} OVP Threshold Voltage	V _{INOVP}	V _{IN} rising	6.4	6.7	7	V
V _{IN} OVP Hysteresis	VINOVP_Hys			150		mV
Battery OVP	VBATOVP	(Battery OVP - Voreg) / Voreg	110	117	124	%
Battery OVP Hysteresis	VBATOVP_Hys			10		%
Over-Temperature Protection	OTP			165		°C
OTP Hysteresis	T _{OTP_Hys}			10		°C
Thermal Regulation Threshold		Charge current begins to reduce		120		°C
Sleep Mode Comparator						
Sleep-Mode Entry Threshold VIN - VBATS	VSLP	2.5V < V _{BATS} < V _{OREG} , V _{IN} falling	0	0.04	0.1	V
Sleep-Mode Exit Hysteresis VIN – VBATS	VSLPEXIT	2.5V < V _{BATS} < V _{OREG} , V _{IN} rising	40	100	200	mV
Sleep-Mode Deglitch Time	t _{SLP}	V _{IN} rising above V _{SLP} + V _{SLPEXIT}		128		ms
Under-Voltage Lockout Thre	shold					
IC Active Threshold Voltage	Vuvlo	V _{IN} rising	3.05	3.3	3.55	V
IC Active Hysteresis	ΔV_{UVLO}	V _{IN} falling from UVLO		150	I	mV



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input Currents				l .	l .	
		PWM switching, ICHRG = IBAT = 0mA		10		mA
VIN Supply Current	lQ	PWM is not switching. ICHRG = IBAT = 0mA			5	mA
		High impendence mode			150	μΑ
Leakage Current from Battery	Іват	VBATS = 4.2V, VIN = 0V, charger off			15	μА
Leakage from Battery to VBUS	IBAT_LEK	HZ mode = 1, V _{BAT} = 4.2V		0.2	5	μА
Input Power Regulation						
Minimum Input Voltage Regulation	VMIVR	I ² C programmable per 0.1V	4.1		4.7	V
VMIVR Accuracy	VMIVR_ACC		-3		3	%
Average Input Current	LAIOD	USB charge mode, IAICR = 100mA	80	90	100	mA
Regulation Accuracy	IAICR	USB charge mode, IAICR = 500mA	440	470	500	IIIA
Battery Voltage Regulation						
Battery Voltage Regulation	Voreg	I ² C programmable per 20mV	3.5		4.44	V
Voreg Accuracy	Voreg_acc		-1		1	%
Initial CV Voltage when VBUS Plug in Before ton_SET	/ Voltage when VBUS VCV INI VIN = 5V, without connect battery			4.35		٧
Deglitch Time when CV is Determined by I ² C Setting After VBUS Plug in	ton_set	V _{IN} = 5V, without connect battery		1	1	w
Re-Charge Threshold	VREC	VBATS falling, below VOREG	80	150	200	mV
Re-Charge Deglitch	trec			128		ms
Charging Current Regulation	า		•			
Output Charging Current	ICHRG	I ² C programmable per 0.15A	0.5		1.55	Α
I	ICHRG_ACC1	500mA to 800Ma, no AICR limit	-7		7	0/
ICHRG Accuracy	ICHRG_ACC2	800mA to 1.55A, no AICR limit	-5		5	%
Pre-Charge Threshold	VPREC	I ² C programmable per 0.2V	2		3	V
VPREC Accuracy	VPREC_ACC		-5		5	%
Pre-Charge Current	IPREC	I ² C programmable per 20mA	20		60	mA
IPREC Accuracy	IPREC_ACC		-50		50	%
Charge Termination Detection	n	•	_			
End of Charge Current	leoc	I ² C programmable per 50mA	50		400	mA
Deglitch Time for EOC	tEOC	ICHRG < IEOC, VBATS > VREC		32		μs
	IEOC_ACC1	IEOC_= 50mA to 100mA (RSENSE = $56m\Omega$)	-15		15	
End of Charge Current Accuracy	IEOC_ACC2	IEOC_= 100mA to 250mA (RSENSE = $56m\Omega$)	-10		10	%
	IEOC_ACC3	IEOC_= 250mA to 400mA (RSENSE = $56m\Omega$)	-5.5		5.5	




Parameter	Parameter Symbol Test Conditions				Max	Unit
PWM						
Internal MOSFET On-Resistance	R _{DS}	From VIN to LX, as IAICR[1:0] = 11		185	240	mΩ
Internal MOSFET On-Resistance		From LX to PGND		90	120	mΩ
Charging Efficiency		V_{IN} = 5V, V_{BATS} = 4V, and I_{CHRG} = 1A		90		%
Oscillator Frequency	osc			1.5		MHz
Frequency Accuracy			-10		10	%
Maximum Duty Cycle		At minimum voltage input		95		%
Minimum Duty Cycle			0			%
Peak OCP as Charger Mode	ICHRGOCP		2	2.9	3.8	Α
Boost Mode Operation						
Output Voltage Level	VотG	To VMID, I ² C programmable per 25mV	4.425		5.6	٧
Output Voltage Accuracy	Votg_acc		-3		3	%
Efficiency		$V_{IN} = 5V$, $V_{BATS} = 4V$, and $I_{IN} = 0.4A$		92.5		%
MAX Output Current		V _{BATS} = 3.7V, V _{IN} = 5V	1			Α
Peak Over Current Protection		V _{BATS} = 3.7V	2.75	4	5.25	Α
V _{IN} OVP as OTG Boost			5.85	6.05	6.25	٧
V _{IN} OVP Hysteresis			1	200		mV
Minimum Battery Voltage for	VBATMIN	As boost start-up	2.75	2.9	3.05	V
Boost	VBATMIN	During boost mode	2.35	2.5	2.65	V
I ² C Characteristics						
Output Low Voltage	V _{OL}	I _{DS} = 10mA			0.4	V
SCL, SDA Input Threshold	ViH	Logic high threshold Logic low threshold				V
Voltage	VIL				0.4	v
SCL Clock					400	kHz
Load Capacitance	CLOAD	V _{PULL_UP} = 1.8V			1	pF

- **Note 1.** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2. θ_{JA} is measured under natural convection (still air) at $T_A = 25^{\circ}\text{C}$ with the component mounted on a high effective-thermal-conductivity four-layer test board on a JEDEC 51-7 thermal measurement standard.
- Note 3. Devices are ESD sensitive. Handling precautions are recommended.
- **Note 4.** The device is not guaranteed to function outside its operating conditions.



Typical Application Circuit



Below are recommended capacitor and inductor information

Pin	Description	Part Number	Package	Manufacture
VIN	0.47μF/25V/X5R	GRM155R61E474K01	0402	muRata
VMID	10μF/16V/X5R	GRM188R61C106KAAL	0603	muRata
BOOT	0.047μF/50V/X7R	GCM155R71H473KE01	0402	muRata
ISNSIN	0.1μF/10V/X5R	GRM155R61A104KA01	0402	muRata
BATS	10μF/6.3V/X5R	GRM185R60J106ME15	0603	muRata
ISNSIN	56mΩ/1%	RL10FTNR056	0805	TA-I
LX	1μΗ/20%	DFE252012-H-1R0M	252012	токо



Applications Information

Richtek's component specification does not include the following information in the Application Information section. Thereby no warranty is given regarding its validity and accuracy. Customers should take responsibility to verify their own designs and reserve suitable design margin to ensure the functional suitability of their components and systems.


The RT9458 is an integrated solution of single-cell Li-ion and Li-polymer battery charger for portable applications. The part integrates a synchronous PWM controller with power MOSFETs to provide input voltage MIVR (Minimum Input Voltage Regulation), input current sensing, high accuracy current and voltage regulation, and charge termination in a small package for space limited devices. The part also features USB OTG (On-The-Go).

The RT9458 has three operation modes: charge mode, boost mode (USB OTG), and high impedance mode. In charge mode, the RT9458 supports a precision charging system for single cell. In boost mode, the RT9458 works as the Boost converter and boosts the voltage from battery to VIN pin for sourcing the OTG devices. In high impedance mode, the RT9458 stops charging or boosting and operates in a mode with low current from VIN or battery to reduce the power consumption when the portable device is in standby mode.

Notice that the RT9458 does not integrate input power source (AC adapter or USB input) detection. Thus, the RT9458 does not set the charge current automatically. The charge current needs to be set via I²C interface by the host. The RT9458 application mechanism and I²C compatible interface are introduced in later sections. The slave address for this device is "1101010".

I²C Interface Timing Diagram

The RT9458 acts as an I^2C -bus slave. The I^2C -bus master configures the settings for charge mode and boost mode by sending command bytes to the RT9458 via the 2-wire I^2C -bus. After the START condition, the I^2C master sends a chip address. This address is seven bits long followed by an eighth bit which is a data direction bit (R/W). The second byte selects the register to which the data will be written. The third byte contains data to the selected register.



S = Start Condition

W = Write (SDA = "0")

R = Read (SDA = "1")

ACK = Acknowledge

P = Stop Condition



Charge Mode Operation

Support Quick Start Feature of Charger

When the battery voltage is lower than 2.4V by overdischarge condition, the RT9458 charges the battery with 60mA to wake up the battery. Once the voltage level is higher than 2.4V, the RT9458 charges the battery to higher level with large current and makes sure that the system could work normally in short period with OTG pin pulled low.

Minimum Input Voltage Regulation (MIVR)

The RT9458 features input voltage MIVR function to prevent input voltage drop due to insufficient current provided by the adaptor or USB input. If MIVR function is enabled, the input voltage decreases when the over current of the input power source occurs and is regulated at a predetermined voltage level which can be set as 4.1V to 4.7V per 0.1V step by I²C interface to MIVR[2:0] in the register of address 0x11 the MIVR bit is set to high. At this time, the current drawn by the RT9458 equals to the maximum current value that the input power can provide at the predetermined voltage level, instead of the set value.




Figure 1. Minimum Input Voltage Regulation (MIVR)

Charge Profile

The RT9458 provides a precision Li-ion or Li-polymer charging solution for single-cell applications. Input current limit, charge current, termination current, charge voltage and input voltage MIVR are all programmable via the I²C interface. In charge mode, the RT9458 has five control loops to regulate input current, charge current, charge voltage, input voltage MIVR and device junction temperature. During the charging process, all five loops (if MIVR is enabled) are enabled and the dominant one will take over the control.

For normal charging process, the Li-ion or Li-polymer battery is charged in three charging modes depending on the battery voltage. At the beginning of the charging process, the RT9458 is in pre-charge mode. When the battery voltage rises above pre-charge threshold voltage (V_{PREC}), the RT9458 enters fast-charge mode. Once the battery voltage is close to the regulation voltage (V_{OREG}), the RT9458 enters constant voltage mode.

Pre-Charge Mode

For life-cycle consideration, the battery can not be charged with large current under low battery condition. When the BATS pin voltage is below pre-charge threshold voltage (V_{PREC}), the charger is in pre-charge mode with a weak charge current which equals to the pre-charge current (IPREC). In pre-charge mode, the charger basically works as an LDO. The pre-charge current also acts as the current limit when the BATS pin is shorted.

Fast-Charge Mode and Settings

As the BATS pin rises above V_{PREC}, the charger enters fast-charge mode and starts switching. Notice that the RT9458 does not integrate input power source (AC adapter or USB input) detection. Thus, the RT9458 does not set the charge current automatically. Unlike the linear charger (LDO), the switching charger (Buck converter) is a current amplifier. The current drawn by the RT9458 is different from the current into the battery. The user can set the Average Input Current Regulation (AICR) and output charge current (I_{CHRG}) respectively.

www.richtek.com



Cycle-by-Cycle Current Limit

The charger of the RT9458 has an embedded cycle-by-cycle current limit for inductor. Once the inductor current touches the threshold (2.75A typ.), the charger stops charging immediately to prevent over current from damaging the device. Notice that, the mechanism can not be disabled by any way.

Average Input Current Regulation (AICR)

The AICR setting is controlled by the AICR section (bit 7 and 6) in the register of address 0x01. The written value of "00" is for USB100 mode with the maximum current limit of 100mA, "01" is for USB 500 mode with the maximum current limit of 500mA and "10" is for the maximum current limit of 1000mA. If the application does not need input current limit, write "11" into the IINLIMIT section.

Charge Current (I_{CHRG})

The charge current into the battery is determined by the sense resistor (R_{SENSE}) and I_{CHRG} section (bit4, bit5, and bit6) in the register of address 0x06. The voltage between the ISNSIN and BATS pins is regulated to the voltage control by I_{CHRG} section. The charge current equals to the voltage between the ISNSIN and BATS pins (V_{ICHRG}) divided by R_{SENSE} :

$$I_{CHRG} = \frac{V_{ICHRG}}{R_{SENSE}}$$

For example, for a $56m\Omega$ sense resistor, the charge current can be set from 500mA (ICHRG [2:0] = 000) to 1550mA (ICHRG [2:0] = 111).

When input current limit and charge current are both set, the charge current in fast charge phase is calculated as below:

$$I_{CHRG} = MIN \left[\frac{V_{ICHRG}}{R_{SENSE}}, \left(\frac{I_{IN_LIMIT}}{D} \times \eta \right) \right]$$

where D is the duty cycle and $\boldsymbol{\eta}$ is the efficiency.

Constant Voltage Mode and Settings

The RT9458 enters constant voltage mode when the BATS voltage is close to the output-charge voltage (V_{OREG}). Once in this mode, the charge current begins to decrease. For default settings (charge current termination is disabled), the RT9458 does not turn off and always regulates the battery voltage at V_{OREG}. However, once the charge current termination is enabled, the charger terminates if the charge current is below termination current (I_{EOC}) in constant voltage mode. The charge current termination function is controlled by the I²C interface in the "TE" bit via the register of address 0x01.

After termination, a new charge cycle restarts when one of the following conditions is detected:

- ► The BATS pin voltage falls below the V_{OREG} V_{RECH} threshold.
- ▶ VIN Power On Reset (POR).
- ➤ CHG_EN bit toggle or RST bit is set (via I²C interface).

Output Charge Voltage (VOREG)

The output-charge voltage is set by the I^2C interface in the CV section (Bit2 to Bit7 bits) via the register of address 0x02. Its range is from 3.5V to 4.45V. The default is 4.2V (100011).

Termination Current (IEOC)

If the end of charge detection and shutdown control for EOC are both enable (TE bit = "1", TE_SHDN_EN bit = "1"), the end-of-charge current is determined by both the change current (I_{CHRG}) and I_{EOC} percentage. I_{EOC} percentage is set by the I^2C interface in the I_{EOC} section via the register of address 0x05. Its range is from 50mA to 400mA with an step of 50mA.



Safety Timer in Charge Mode and in OTG Mode

To implement safety mechanism, the RT9458 has two timer modes: T32min mode with a 32-minute timer for charger mode and T32sec mode with a 32-second timer for OTG mode.

In the charger mode, a the beginning of a charging operation, the RT9458 enters T32min mode and starts a 32-minute timer that can be reset by any read or write action performed by the host through the I²C interface. If the 32-minute timer expires, the charging operation is terminated and shows the fault bit CH32MI.

In the OTG mode, at the beginning of a OTG operation, the RT9458 enters T32sec mode and starts a 32-second timer that can be reset by any read or write action performed by the host through the I²C interface. If the 32-second timer expires, the OTG operation will keep going but shows the fault bit BST32SI.

Input Voltage Protection in Charge Mode

During charge mode, there are two protection mechanisms against poor input power source.

Sleep Mode $(V_{IN} - V_{BATS} < V_{SLP})$

The RT9458 enters sleep mode if the voltage drop between the VIN and BATS pins falls below V_{SLP} . In sleep mode, the reverse blocking switch and PWM are all turned off. This function prevents battery drain during poor or no input power source.

Input Over-Voltage Protection

When VIN voltage rises above the input over-voltage threshold (V_{INOVP}), the RT9458 stops charging and then sets fault status bits. The condition is released when VIN falls below $V_{INOVP} - V_{INOVP_Hys}$. The RT9458 then resumes charging operation.

Boost Mode Operation (OTG)

Trigger and Operation

The RT9458 features USB OTG. When OTG function is enabled, the synchronous boost control loop takes over the power MOSFETs and reverses the power flow from the battery to the VIN pin. In normal boost mode, the VMID pin is regulated to 5V (typ.) and provides up to 1A current to support other USB OTG devices connected to the USB connector.

Output Over-Voltage Protection

In boost mode, the output over-voltage protection is triggered when the VIN voltage is above the output OVP threshold (6V typ.). When OVP occurs and the boost mode is triggered by the OTG pin, the RT9458 goes back to Boost Configure state. When VIN returns to normal operating range, the condition is released and the boost resumes switching. However, if the boost mode is triggered by OPA bit, the RT9458 resets the OPA bit and goes back to Charge Configure state with default charge parameters.

Output Overload Protection

The RT9458 provides an overload protection to prevent the device and battery from damage when VIN is overload. Once overload condition is detected, the reverse blocking switch operates in linear region to limit the output current while the VMID voltage remains in voltage regulation. If the overload condition lasts for more than 32ms, the RT9458 will recognise the overload fault condition and resets registers to the default settings.

Control Bits

CHG_EN Bit (Charge Mode)

The CHG_EN bit in control register of address 0x07 is used to disable or enable the charge process. A value of "0" disable the charge, while a value of "1" enable the charge.

RST Bit

The RST bit in control register of address 0x04 is used to reset the RT9458 back to its default value at power-up, regardless of its charging or boosting process.



HZ (High Impedance Mode) Bit

When the HZ bit is set to "1" and the OTG pin is not in active status, the RT9458 operates in high impedance mode. The condition is released by POR or setting the HZ bit to "0".

OPA Bit

The OPA bit is the operation mode control bit, which is dependent on the status of HZ.

OPA bit	HZ bit	Operation
0	0	Charge mode (no fault) Charge configure (fault, V _{IN} > V _{UVLO}) High impedance mode (V _{IN} < V _{UVLO})
1	0	Boost mode (no fault) Go to charge configure when any fault
Χ	1	High impedance mode

Battery Protection

Battery Over-Voltage Protection in Charge Mode

The RT9458 monitors the BATS voltage for output overvoltage protection. In charge mode, if the BATS voltage rises above $V_{BATOVP} \, x \, V_{OREG},$ such as when the battery is suddenly removed, the RT9458 stops charging and then sets fault status bits. The condition is released when the BATS voltage falls below ($V_{BATOVP} - V_{BATOVP_Hys}$) x V_{OREG} . The RT9458 then resumes charging process with default settings and the fault is cleared.

Battery Detection During Normal Charging

The RT9458 provides a battery absent detection scheme to detect insertion or removal of the battery pack. The battery detection scheme is valid only when the charge current termination is enabled (TE bit = "1").

During normal charging process, once the charge done condition is satisfied ($V_{BATS} > V_{OREG} - V_{RECH}$ and termination current is detected), the RT9458 turns off the PWM converter and initiates a discharge current (detection current) for a detection time period. After that, the RT9458 checks the BATS voltage. If it is still above the recharge threshold, the battery is present and charge done is

detected. If the BATS voltage is below the recharge threshold, the battery is absent. Thus, the RT9458 stops charging and the charge parameters are reset to the default values. The charge resumes after a period of t_{DET} (2sec. typ.).

Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature $T_{J(MAX)}$, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance, θ_{JA} , is highly package dependent. For a WL-CSP-20B 2.1x1.87 (BSC) package, the thermal resistance, θ_{JA} , is 40.8°C/W on a standard JEDEC 51-7 high effective-thermal-conductivity four-layer test board. The maximum power dissipation at T_A = 25°C can be calculated as below :

 $P_{D(MAX)}$ = (125°C – 25°C) / (40.8°C/W) = 2.45W for a WL-CSP-20B 2.1x1.87 (BSC) package.

The maximum power dissipation depends on the operating ambient temperature for the fixed $T_{J(MAX)}$ and the thermal resistance, θ_{JA} . The derating curves in Figure 2 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 2. Derating Curve of Maximum Power Dissipation

Layout consideration

The RT9458 layout guideline is shown as follow. There are several suggestion are provided.

- > The capacitor of VMID should be as close as possible to RT9458 for reduce EMI.
- ▶ The GND path of VMID and BATS capacitor need to connect directly at TOP layer.
- > The traces of Rsense need to follow differential rule to avoid the common mode noise.
- > The other layers are ground plane for improve thermal performance.






Figure 3. PCB Layout Guide












Boost Mode

There are two methods to trigger boost mode.


I²C - Triggered Boost Mode



OTG Pin - Triggered Boost Mode (Pull High or Pull Low)



Keep Monitoring RT9458





Device Address: 1101010

Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	Device ID		VENDO	DR_ID			CHIP	_REV	
0x00 0x01 0x02 0x04	Reset Value	0	0	0	0	0	0	0	1
	Device ID	R							
	Control1	Reserved	Reserved	STA	ΑT	BOOST	PWR_Rdy		Reserved
0x00		0	1	0	0	0	0	0	0
	Read/Write	R/W	R/W	R	R	R	R	R	R
	Control2	IAICR	R[1:0]	_		TE		HZ	OPA_ MODE
0x01		0	0	0	0	0	0	0	0
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Control3			VOREG	[5:0]			OTG_PL	OTG_EN
0x02		1	0	0	0	1	1	1	0
0x02 0x04	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Control4	RST	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
0x04		0	0	0	0	0	0	0	0
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	_REV	R/W
	Control5	TMR_EN	Reserved	Reserved	Reserved	Reserved		IEOC[2:0]	
0x05		1	0	0	0	0	0	1	0
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Control6	IAICR_SEL		ICHRG[2:0]		FixFreq	\	/PREC[2:0]	
0x06		0	0	0	0	0	0	1	0
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R OTG_PinP 0 R HZ 0 R/W OTG_PL 1 R/W Reserved 0 R/W IEOC[2:0] 1 R/W VPREC[2:0 1 R/W EG[3:0] 0 R/W Reserved	R/W
	Control7	Reserved	BATD_EN	Reserved	CHG_EN		VMRE	G[3:0]	
0x07		0	0	0	1	0	0	0	0
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W OTG_PL 1	R/W
	IRQ1	TSDI	VINOVPI	Reserved	Reserved	Reserved	Reserved	Reserved	BATAB
0x08	Reset Value	0	0	0	0	0	0	0	0
	Read/Write	R	R	R	R	R	R	R	R



Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	IRQ2	CHRVPI	Reserved	CHBATOVI	CHTERMI	CHRCHGI	CH32MI	CHTREGI	CHMIVRI
0x09	Reset Value	0	0	0	0	0	0	0	0
0x09 0x0A 0x0B 0x0C 0x0D	Read/Write	R	R	R	R	R	R	R	R
	IRQ3	BSTVINOVI	BSTOLI	BSTLOWVI	Reserved	BST32SI	Reserved	Reserved	Reserved
0x0A	Reset Value	0	0	0	0	0	0	0	0
	Read/Write	R	R	R	R	R	R	R	R
	Mask 1	TSDM	VINOVPI M	Reserved	Reserved	Reserved	Reserved	Reserved	BATABM
0x0B	Reset Value	0	0	0	0	0	0	0	0
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Mask 2	CHRVPIM	Reserved	CHBATOVI M	CHTERMI M	CHRCHGI M	CH32MIM	CHTREGI M	CHMIVRI M
0x0C	Reset Value	0	0	0	0	0	0	0	0
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Mask 3	BSTVINOVI M	BSTOLIM	BSTLOWVI M	Reserved	BST32SI M	Reserved	Reserved	Reserved
0x0D	Reset Value	0	0	0	0	0	0	0	0
0x09 0x0A 0x0B 0x0C 0x0D	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Control8	Reserved		MIVR[2:0]		Reserved	Reserved	IPRE	C[1:0]
0x11	Reset Value	0	1	0	0	0	0	1	0
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	IRQ Status	Reserved	Reserved	Reserved	Reserved	Reserved	VINOVP	THEMRE G	MIVR
0x15	Reset Value	0	1	0	0	0	0	1	0
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W



Detail Table Descriptions

Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
	Device ID		VEND	OR_ID			CHIP_REV			
0x03	Reset Value	0	0	0	0	0	0	0	1	
	Read/Write	R	R	R	R	R	R	R	R	
VEN	DOR_ID	Vendor Ide	Vendor Identification							
CHIP_REV Chip Revision										

Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	Control1	Reserved	Reserved	ST	AT	BOOST	PWR_Rdy	OTG_PinP	Reserved
0x00	Reset Value	0	1	0	0	0	0	0	0
	Read/Write	R/W	R/W	R	R	R	R	R	R
S	STAT	Charger status bit 00 : Ready AT 01 : Charge in progress 10 : Charge done 11 : Fault OST 1 : Boost mode, 0 : Not in Boost mode							
ВС	OOST	1 : Boost n	node, 0 : No	t in Boost n	node				
PW	R_Rdy		OVP or VIN		or VIN < BA BATS + VSI		(Power Fau Ready)	ult)	
ОТС	G_PinP		olarity put pin is lo put pin is hi						



Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	Control2	IAICF	₹[1:0]	TE_SHDN_EN	Reserved	TE	IAICR_INT	HZ	OPA_MODE
0x01	Reset Value	0	1	0	0	0	0	0	0
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
IAIC	CR[1:0]	00 : VIN 10 : VIN When IA 00 : VIN	IN IAICR_SEL = 0 /IN 100mA current limit, 01 : VIN 500mA current limit, /IN 1A current limit, 11 : no input current limit (default 01) IN IAICR_SEL = 1 /IN 100mA current limit, 01 : VIN 700mA current limit, /IN 700mA current limit, 11 : no input current limit (default 01)						
TE_S	HDN_EN			riggered, charge riggered, charge					
	TE	1 : Enab	le end of	charge detection,	0 : Disable	end of c	harge detection	on (defau	lt 0)
IAIC	IAICR setting bit 0: decided by external OTG pin, 500mA current limit when OTG pin is low and 100m current limit when OTG pin is high 1: decided by internal I ² C IAICR[1:0] code						w and 100mA		
	HZ	1 : High	1 : High impedance mode, 0 : Not high impedance mode (default 0)						
ОРА	_MODE	1 : Boos	t mode, 0	: Charger mode	(default 0)				_



Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	Control3			VORE	:G[5:0]			OTG_PL	OTG_EN
0x02	Reset Value	1	0	0	0	1	1	1	0
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	REG[5:0]	voltage is 101001, th 00 0000 : 3 00 0001 : 3 00 0010 : 3 01 1000 : 4 100010 : 4 100100 : 4 10 1001 : 4 10 1010 : 4 10 1011 : 4 10 1011 : 4 10 1111 : 4 11 1111 : 4 11 1111 : 4 11 1111 : 4 11 1111 : 4 11 1111 : 4	20mV. The edelta-Vis 3.5V / 4.42 3.52V / 4.4 3.54V / 4.4 3.98V / 5.05V 4.02V / 5.35	e delta-V of s 30mV for t 5V 5V 75V 75V 75V 5V 5V 5V 75V 75V 75V	the Boost pattery regu	output volt	age is 25m ge.		ry regulation n 101000 to
ТО	G_PL	1 : Active a	at High leve	el, 0 : Active	at low leve	l (default 1)			
ОТ	G_EN	1 : Enable	OTG Pin,	0 : Disable 0	OTG Pin (de	efault 0)			



Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	Control4	RST	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
0x04	Reset Value	0	0	0	0	0	0	0	0
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
F	RST	Write 1 : Charge	r in reset mo	ode, 0 : No	effect, Read	: always ge	t "0"		

Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	Control5	TMR_EN	Reserved	Reserved	Reserved	Reserved		IEOC[2:0]	
0x05	Reset Value	1	0	0	0	0	0	1	0
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
TM	IR_EN	0 : Disable	internal tim	er function,	1 : Enable i	nternal time	r function (d	lefault 1)	
IEC	OC[2:0]	000 : 50m/ 001 : 100n 010 : 150n 011 : 200n 100 : 250n 101 : 300n 110 : 350n 111 : 400n	nA nA (default) nA nA nA nA						

Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	Control6	IAICR_ SEL		ICHRG[2:0]		FixFreq		VPREC[2:0]
0x06	Reset Value	0	0	0	0	0	0	1	0
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
IAIC	R_SEL			IAICR [1:0] A becomes					
ICH	RG[2:0]	resistor) 000 : 28m\ 001 : 36.4r 010 : 44.8r 110 : 78.4r	•	(default 000)) A)		e voltage (c	urrent equiv	valent for 50	SmΩ sense
VPR	EC[2:0]	000 : 2V 001 : 2.2V 010 : 2.4V 011 : 2.6V 100 : 2.8V 101 : 3V 	(default 01	0)					
Fix	k Freq	0 : Auto fre 1 : Fix freq	equency cha uency	ange					



Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	Control 7	Reserved	BATD_EN	Reserved	CHG_EN		VMRE	G[3:0]	
0x07	Reset Value	0	0	0	1	0	0	0	0
	Read/Write	R/W R/W R/W R/W R/W R/W							
BA	TD_EN	Battery detection when charge done 0 : disable battery detection, 1 : enable battery detection							
СН	G_EN	Charger enable 0 : charger is disabled, 1 : charger is enabled							
VMF	REG[3:0]	The delta- output volt 0000 : 4.2\ 0001 : 4.2\ 0010 : 4.2\ 	V of Maximu age is 25m\ V / 5.3V (De 2V / 5.325V 4V / 5.35V 3V / 5.575V 5V / 5.6V	um battery r V. efault 0000)		n Boost outp oltage is 20n		a-V of Maxir	mum Boost

Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	IRQ 1	TSDI	VINOVPI	Reserved	Reserved	Reserved	Reserved	Reserved	BATAB
0x08	Reset Value	0	0	0	0	0	0	0	0
	Read/Write	R	R	R	R	R	R	R	R
TSDI Thermal shutdown fault. Set if the die temperature exceeds the thermal shutdown thresh When TSDI occurs, REG0 x 01[7:6]-AICR is reset to 01.							threshold.		
VIV	VINOVPI VIN over voltage protection. Set when VIN > VIN_OVP is detected								
BATAB Battery absence									

Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
	IRQ 2	CHRVPI	Reserved	CHBATOVI	CHTERMI	CHRCHGI	CH32MI	CHTREGI	CHMIVRI	
0x09	Reset Value	0	0	0	0	0	0	0	0	
	Read/Write	R	R	R	R	R	R	R	R	
CH	IRVPI	Charger fa	narger fault. Reverse protection (VIN < BATS + VSLP)							
CHE	BATOVI	Charger fa	ault. Battery	y OVP						
CH	TERMI	Charge te	rminated							
CH	RCHGI	Recharge	request (V	BATS < VOF	REG – VREC	CH)				
CH	H32MI	Charger fa	ault. 32m tii	me-out (fault)						
CH	TREGI	Charger v	Charger warning. Thermal regulation loop active.							
СН	MIVRI	Charger v	varning. Inp	out voltage M	IVR loop act	tive.				



Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	Control8	Reserved		MIVR[2:0]		Reserved	Reserved	IPRE	C[1:0]
0x11	Reset Value	0	1	0	0	0	0	1	0
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
MIN	/R[2:0]	000: 4.1V 001: 4.2V 010: 4.3V 011: 4.4V 100: 4.5V 101: 4.6V 110: 4.7V 111: disab	` ,						
IPR	EC[1:0]	00 : 20mA 01 : 40mA 10 : 60mA 11 : 60mA	(default)						

Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	IRQ 3	BSTVINOVI	BSTOLI	BSTLOWVI	Reserved	BST32SI	Reserved	Reserved	Reserved
0x0A	Reset Value	0	0	0	0	0	0	0	0
	Read/Write	R	R	R	R	R	R	R	R
BST	BUSOVI	Boost fault.	VIN OVP	(VIN > VIN_I	BOVP)				
BS	STOLI	Boost fault.	Over load	l.					
BST	LOWVI	Boost fault.	Battery vo	oltage is too l	OW.				
BS	T32SI	Boost fault.	32s time-	out fault.					
Re	served	N/A							
Re	served	N/A							
Re	served	N/A							

Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	MASK1	TSDM	VINOVPIM	Reserved	Reserved	Reserved	Reserved	Reserved	BATABM
0x0B	Reset Value	0	0	0	0	0	0	0	0
	Read/Write	R/W	R/W	R	R	R	R	R/W	R/W
Т	SDM		t interrupt ma pt is not mas		errupt is mas	sked			
VIN	OVPIM VIN OVP fault interrupt mask 0 : interrupt is not masked, 1 : interrupt is masked								
ВА	BATABM Battery absence fault interrupt mask 0 : interrupt is not masked, 1 : interrupt is masked								




Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
	MASK2	CHRVPIM	Reserved	CHBATO VIM	CHTERMIM	CHRCHGIM	CH32MIM	CHTREGIM	CHMIVRM		
0x0C	Reset Value	0	0	0	0	0	0	0	0		
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
СН	RVPIM	_	narger reverse protection interrupt mask interrupt is not masked, 1 : interrupt is masked								
СНВ	ATOVIM	_	•	•	terrupt mask nterrupt is m						
СНТ	ERMIM	Charge ter 0 : interrup		•	isk nterrupt is ma	asked					
CHR	CHGIM	Charger re 0 : interrup	•	•	rupt mask nterrupt is m	asked					
СН	32MIM	Charger 32 0 : interrup		•	mask nterrupt is ma	asked					
СНТ	REGIM	_	Charger thermal regulation loop active interrupt mask 0 : interrupt is not masked, 1 : interrupt is masked								
CHI	MIVRM	Charger input current voltage MIVR active interrupt mask 0 : interrupt is not masked, 1 : interrupt is masked									

Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	MASK3	BSTVINO VIM	BSTOLIM	BSTLOW VIM	Reserved	BST32SIM	Reserved	Reserved	Reserved
0x0D	Reset Value	0	0	0	0	0	0	0	0
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
BST\	/INOVIM		over voltage t is not mas			ked			
BS	TOLIM		load interru t is not mas	•	rrupt is mas	ked			
BSTI	_OWVIM	Boost low battery voltage interrupt mask 0 : interrupt is not masked, 1 : interrupt is masked							
BS	Γ32SIM		time out inte t is not mas		rrupt is mas	ked			



Outline Dimension



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max.
Α	0.500	0.600	0.020	0.024
A1	0.170	0.230	0.007	0.009
b	0.240	0.300	0.009	0.012
D	1.820	1.920	0.072	0.076
D1	1.200		0.047	
E	2.050	2.150	0.081	0.085
E1	1.600		0.063	
е	0.400		0.016	

20B WL-CSP 2.1x1.87 Package (BSC)

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.



Datasheet Revision History

Version	Date	Description	Item
04	2023/9/27	Modify	General Description on P1 Features on P1 Ordering Information on P2 Electrical Characteristics on P8 Application Information on P11