Charging System Safety Device

General Description

The RT9730 is an integrated circuit (IC) designed to replace passive device in charging system with extra protection function. It is optimized to protect low voltage system from up to 28V high voltage input. The IC monitors the input voltage to make sure all parameters are operating in normal range. It also monitors its own temperature and turns off the MOSFET when the chip temperature exceeds 140°C. When the input voltage exceeds the threshold, the IC turns off the power MOSFET within 1μs to remove the power before any damage occurs. User can monitor the adapter input voltage from the CHRIN pin, which has 50mA current capability. The gate of the P-MOSFET will be controlled by the external charging controller from GATDRV pin if all parameters are operating in normal range.

The RT9730 is available in a WDFN-8L 2x2 tiny package to achieve best solution for PCB space and total BOM cost saving considerations.

Ordering Information

<table>
<thead>
<tr>
<th>Package Type</th>
<th>Lead Plating System</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>WDFN-8L 2x2 (W-Type)</td>
<td>Green (Halogen Free and Pb Free)</td>
<td>RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020. Suitable for use in SnPb or Pb-free soldering processes.</td>
</tr>
</tbody>
</table>

Features

- No External Blocking Diode Requiring
- Over Voltage Turn Off Time of Less Than 1μs
- High Accuracy Protection Thresholds
- Over Temperature Protection
- High Immunity of False Triggering Under Transients
- Thermal Enhanced 8-Lead WDFN Package
- RoHS Compliant and Halogen Free

Applications

- Cellular Phones
- Digital Cameras
- PDAs and Smart Phones
- Portable Instruments

Pin Configurations

![TOP VIEW](image)

Marking Information

<table>
<thead>
<tr>
<th>JF=W</th>
<th>JF= : Product Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>W</td>
<td>Date Code</td>
</tr>
</tbody>
</table>

Typical Application Circuit
### Functional Pin Description

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Pin Name</th>
<th>Pin Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1, 2</td>
<td>ACIN</td>
<td>Input Power Source Pin. It can withstand up to 30V input.</td>
</tr>
<tr>
<td>3, 9 (Exposed pad)</td>
<td>GND</td>
<td>Analog Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.</td>
</tr>
<tr>
<td>4</td>
<td>NC</td>
<td>No Internal Connection.</td>
</tr>
<tr>
<td>5</td>
<td>GATDRV</td>
<td>External control pin for controlling the P-MOSFET by charging controller.</td>
</tr>
<tr>
<td>6</td>
<td>CHRIN</td>
<td>Voltage is equal to VIN as VIN in power good range and providing $\approx 25\text{mA}$ for system at most.</td>
</tr>
<tr>
<td>7, 8</td>
<td>OUT</td>
<td>Connect to OUT resistor and OUT pin of charging controller.</td>
</tr>
</tbody>
</table>

### Function Block Diagram

![Function Block Diagram](image-url)
**Absolute Maximum Ratings**  (Note 1)

- Supply Input Voltage, $V_{IN}$
  
  $-0.3V$ to $30V$

- Output (as $V_{IN} > V_{OUT}$, normal mode)
  
  $-0.3V$ to $7V$

- Output (as sleep mode)
  
  $-0.3V$ to $4.5V$

- Other Pins
  
  $-0.3V$ to $6V$

- Power Dissipation, $P_D$ @ $T_A = 25^\circ C$
  
  WDFN-8L 2x2
  
  $0.833W$

- Package Thermal Resistance  (Note 2)
  
  WDFN-8L 2x2, $\theta_{JA}$
  
  $120^\circ C/W$

  WDFN-8L 2x2, $\theta_{JC}$
  
  $8.2^\circ C/W$

- Junction Temperature
  
  $150^\circ C$

- Lead Temperature (Soldering, 10 sec.)
  
  $260^\circ C$

- Storage Temperature Range
  
  $-65^\circ C$ to $150^\circ C$

- ESD Susceptibility  (Note 3)
  
  HBM (Human Body Mode)
  
  $2kV$

  MM (Machine Mode)
  
  $200V$

**Recommended Operating Conditions**  (Note 4)

- Junction Temperature Range
  
  $-40^\circ C$ to $125^\circ C$

- Ambient Temperature Range
  
  $-40^\circ C$ to $85^\circ C$

**Electrical Characteristics**  
($V_{IN} = 5V, T_A = 25^\circ C$, unless otherwise specified)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Test Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIN Under Voltage Lockout Threshold</td>
<td>$V_{UVLO}$</td>
<td>$V_{IN}$ Rising</td>
<td>2.5</td>
<td>2.7</td>
<td>2.9</td>
<td>V</td>
</tr>
<tr>
<td>VIN Under Voltage Lockout Hysteresis</td>
<td>$\Delta V_{UVLO}$</td>
<td>--</td>
<td>100</td>
<td>--</td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>VIN Bias Current</td>
<td>--</td>
<td>When enable</td>
<td>--</td>
<td>200</td>
<td>600</td>
<td>$\mu$A</td>
</tr>
<tr>
<td>Reverse Leakage</td>
<td>$I_{LEAKAGE}$</td>
<td>As ACIN floating</td>
<td>--</td>
<td>5</td>
<td>10</td>
<td>$\mu$A</td>
</tr>
<tr>
<td>Operation Voltage</td>
<td>--</td>
<td>--</td>
<td>4.3</td>
<td>--</td>
<td>6.5</td>
<td>V</td>
</tr>
<tr>
<td>Operation Current</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>1</td>
<td>A</td>
<td></td>
</tr>
</tbody>
</table>

**Protections**

- Input OVP Reference Voltage | $V_{INOVP}$ | 6 | 6.25 | 6.5 | V |
- Input OVP Hysteresis | -- | 60 | 100 | mV |
- Input OVP Propagation Delay | -- | -- | 1 | $\mu$s |
- OTP Rising Threshold | -- | -- | 140 | -- | $^\circ C$ |
- OTP Hysteresis | -- | -- | 20 | -- | $^\circ C$ |

**Power MOSFET**

- $R_{DS(ON)}$ Between ACIN to OUT
  
  Measure @ 500mA, $4.3V < V_{IN} < 6V$
  
  -- | -- | 500 | m$\Omega$ |

- $R_{DS(ON)}$ Between ACIN to CHRIN
  
  Measure @ 50mA, $4.3V < V_{IN} < 6V$
  
  -- | -- | 3 | $\Omega$ |
Note 1. Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.

Note 2. $\theta_{JA}$ is measured in the natural convection at $T_A = 25^\circ C$ on a high effective thermal conductivity four-layer test board of JEDEC 51-7 thermal measurement standard. The measurement case position of $\theta_{JC}$ is on the exposed pad of the package.

Note 3. Devices are ESD sensitive. Handling precaution is recommended.

Note 4. The device is not guaranteed to function outside its operating conditions.
Typical Operating Characteristics

- **OUT Current vs. GATDRV Voltage**
  - ACIN = 4.5V, RLOAD = 9.1Ω
  - GATDRV Voltage (V) range: 2.5 to 3.7
  - OUT Current (mA) range: 0 to 500

- **CHRIN RDS(ON) vs. Input Voltage**
  - ACIN = 5V, OUT = Open, CHRIN = 50mA, GATDRV = 5V
  - Input Voltage (V) range: 2.7 to 4.7
  - RDS(ON) (Ω) range: 1.0 to 3.0

- **OUT RDS(ON) vs. Input Voltage**
  - ACIN = 5V, OUT = 500mA, CHRIN = Open, GATDRV = 0V
  - Input Voltage (V) range: 2.7 to 4.7
  - RDS(ON) (Ω) range: 0.1 to 0.8

- **CHRIN RDS(ON) vs. Temperature**
  - ACIN = 5V, OUT = Open, CHRIN = 50mA, GATDRV = 5V
  - Temperature (°C) range: -40 to 125
  - RDS(ON) (Ω) range: 0.6 to 2.6

- **RDS(ON) vs. Temperature**
  - ACIN = 5V, OUT = 500mA, CHRIN = Open, GATDRV = 0V
  - Temperature (°C) range: -40 to 125
  - RDS(ON) (Ω) range: 0.1 to 0.6

- **Supply Current vs. Temperature**
  - ACIN = 5V, OUT = Open, CHRIN = Open, GATDRV = 5V
  - Temperature (°C) range: -40 to 125
  - Supply Current (μA) range: 20 to 120
OVP vs. Temperature

Input OVP Propagation Delay

Input OVP Recovery Delay

ACIN = 5V, OUT = Open, CHRIN = 1kΩ, GATDRV = 5V

CHRIN = 1kΩ, GATDRV = ACIN

CHRIN = 1kΩ, GATDRV = ACIN

(1V/Div)

Time (500ns/Div)

Time (1μs/Div)
Application Information

Operation State
The operation state is shown in the following Figure 1. At power-off state, the RT9730 will check whether \( V_{\text{IN}} > \) UVLO threshold. If \( V_{\text{IN}} \) is higher than the UVLO threshold, the RT9730 will check whether the junction temperature is over the OTP threshold. If the junction temperature is higher than the OTP threshold, the internal P-MOSFET will be turned off. If the junction temperature is lower than the OTP threshold, the RT9730 will check whether \( V_{\text{IN}} \) is higher than the OVP threshold or not, if \( V_{\text{IN}} \) is higher than the OVP threshold, the RT9730 will turn off the internal P-MOSFET immediately within 1\( \mu \)s.

If all of the checks including \( V_{\text{IN}} > \) UVLO, \( T_J < \) OTP and \( V_{\text{IN}} < \) OVP are ok, the IC will operate normally.

Internal Over Temperature Protection (OTP)
The RT9730 monitors its own internal temperature to prevent thermal failures. When the internal temperature reaches 140°C with a built-in hysteresis of 20°C, the IC turns off the power MOSFET. The IC does not resume operation until the internal temperature drops below 120°C.

Input Under Voltage Protection (UVLO)
The RT9730 monitors input voltage to prevent abnormally low input voltage from causing output system failures. The RT9730 input under voltage protection threshold is set to 2.7V. When the input voltage is under the threshold, the RT9730 will turn off the power MOSFET within 1\( \mu \)s. When the input voltage returns to normal operation voltage range, the RT9730 re-enables the MOSFET.

Battery Voltage Monitor
The RT9730 monitors the battery voltage by the OUT pin. When the battery voltage exceeds the threshold, the RT9730 will turn off the MOSFET of the RT9730 immediately within 1\( \mu \)s to prevent damage to the electronics in the handheld system. The hysteresis for the input OVP threshold is 100mV. When the input voltage returns to normal operation voltage range, the RT9730 re-enables the MOSFET. The RT9730 can withstand an input voltage up to 30V without suffering damage.

System Operation Description
Figure 2 shows the connection of RT9730 in a system diagram. The OUT pin of the SOC will sense the voltage of the 0.2\( \Omega \) sense resistor and the voltage of the VBAT pin. Then, the GATDRV pin of the SOC can control the MOSFET of the RT9730 accordingly to determine the level of the charge current. The power of the SOC is provided by the CHRIN pin of the RT9730. The RT9730 also provides OVP function to the SOC. Once the input voltage at the ACIN pin is higher than the OVP level, the RT9730 will shut down to prevent the SOC from damage. If the voltage of the battery connected to the VBAT pin is full, the RT9730 stops charging by turning off the OUT pin. Input and output capacitors of 1\( \mu \)F are recommended to be placed as close to the IC as possible.
**Thermal Considerations**

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula:

$$P_{D(MAX)} = \frac{(T_{J(MAX)} - T_A)}{\theta_{JA}}$$

where $T_{J(MAX)}$ is the maximum junction temperature, $T_A$ is the ambient temperature, and $\theta_{JA}$ is the junction to ambient thermal resistance.

For recommended operating condition specifications of the RT9730, the maximum junction temperature is 125°C and $T_A$ is the ambient temperature. The junction to ambient thermal resistance, $\theta_{JA}$, is layout dependent. For WDFN-8L 2x2 packages, the thermal resistance, $\theta_{JA}$, is 120°C/W on a standard JEDEC 51-7 four-layer thermal test board. The maximum power dissipation at $T_A = 25°C$ can be calculated by the following formula:

$$P_{D(MAX)} = \frac{(125°C - 25°C)}{(120°C/W)} = 0.833W$$

for WDFN-8L 2x2 package

The maximum power dissipation depends on the operating ambient temperature for fixed $T_{J(MAX)}$ and thermal resistance, $\theta_{JA}$. For the RT9730 package, the derating curve in Figure 3 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.

**Layout Consideration**

The RT9730 is a protection device. Careful PCB layout is necessary. For best performance, place all peripheral components as close to the IC as possible. A short connection is highly recommended. The following guidelines should be strictly followed when designing a PCB layout for the RT9730.

- The exposed pad, GND, must be soldered to a large ground plane for heat sinking and noise prevention. The through-hole vias located at the exposed pad is connected to the ground plane of internal layer.

- ACIN traces should be wide to minimize inductance and handle the high currents. The trace running from input to chip should be placed carefully and shielded strictly.

- The capacitors must be placed close to the part. The connection between pins and capacitor pads should be copper traces without any through-hole via connection.

![Figure 4. PCB Layout Guide](image)

![Figure 3. Derating Curves for RT9730 Packages](image)
Outline Dimension

W-Type 8L DFN 2x2 Package

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Dimensions In Millimeters</th>
<th>Dimensions In Inches</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Min</td>
<td>Max</td>
</tr>
<tr>
<td>A</td>
<td>0.700</td>
<td>0.800</td>
</tr>
<tr>
<td>A1</td>
<td>0.000</td>
<td>0.050</td>
</tr>
<tr>
<td>A3</td>
<td>0.175</td>
<td>0.250</td>
</tr>
<tr>
<td>b</td>
<td>0.200</td>
<td>0.300</td>
</tr>
<tr>
<td>D</td>
<td>1.950</td>
<td>2.050</td>
</tr>
<tr>
<td>D2</td>
<td>1.000</td>
<td>1.250</td>
</tr>
<tr>
<td>E</td>
<td>1.950</td>
<td>2.050</td>
</tr>
<tr>
<td>E2</td>
<td>0.400</td>
<td>0.650</td>
</tr>
<tr>
<td>e</td>
<td></td>
<td>0.500</td>
</tr>
<tr>
<td>L</td>
<td>0.300</td>
<td>0.400</td>
</tr>
</tbody>
</table>

Note: The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Richtek Technology Corporation
Headquarter
5F, No. 20, Taiyuen Street, Chupei City
Hsinchu, Taiwan, R.O.C.
Tel: (8863)5526789 Fax: (8863)5526611

Richtek Technology Corporation
Taipei Office (Marketing)
5F, No. 95, Minchuan Road, Hsintien City
Taipei County, Taiwan, R.O.C.
Tel: (8862)86672399 Fax: (8862)86672377
Email: marketing@richtek.com

Information that is provided by Richtek Technology Corporation is believed to be accurate and reliable. Richtek reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time. No third party intellectual property infringement of the applications should be guaranteed by users when integrating Richtek products into any application. No legal responsibility for any said applications is assumed by Richtek.