## Dual Channel Precision Adjustable Current Limited Power Switch

## General Description

The RT9731A/B is a dual channel power distribution switch intended for applications where precision current limiting is required or heavy capacitive loads and short circuits are encountered. This device offers a programmable current limit threshold between 560mA and 2.8A (typ.) per channel via an external resistor. The power-switch's rising and falling times are controlled to minimize current surges during on/off transitions.

Each channel of the RT9731A/B limits the output current to a safe level by switching into constant-current mode whenever the output load exceeds the current limit threshold. The FLAG logic output of each channel independently asserts low during over current.

The RT9731A/B is available in a thin WDFN-10L $3 \times 3$ package.


## Note :

***Empty means Pin1 orientation is Quadrant 1
Richtek products are :

- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb -free soldering processes.


## Features

- 2.5V to 5.5V Input Voltage Range
- Two Separate Current Limiting Channels
- Meets USB Current Limiting Requirements
- Adjustable Current Limit from 560mA to 2.8A
- $\pm 7.5 \%$ Current Limit Accuracy at 2.8A
- Two 44m High Side MOSFETs
- $2 \mu \mathrm{~A}$ Maximum Standby Supply Current
- Built-in Soft-Start
- Thin 10-Lead WDFN Package
- UL Approved-E219878 U.
- Nemko Approved-NO65969
- RoHS Compliant and Halogen Free


## Applications

- USB Ports/Hubs
- Digital TV
- Set-Top Boxes
- VOIP Phones


## Pin Configurations



WDFN-10L 3x3 RT9731A


WDFN-10L $3 \times 3$
RT9731B

## Marking Information

RT9731AZQW


## RT9731BZQW

|  <br> 20 YM <br> DNN | Y Product Code <br> YMDNN : Date Code |
| ---: | ---: |

## Typical Application Circuit



Note: R1, R2 ; Pull-Up Resistance (10k to 100k)

## Functional Pin Description

| Pin No. | Pin Name | Pin Function |
| :---: | :---: | :---: |
| 1, 11 (Exposed Pad) | GND | Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation. |
| 2, 3 | VIN | Input Voltage. |
| 4 | $\begin{aligned} & \overline{\mathrm{EN} 1} \\ & \text { (RT9731A) } \end{aligned}$ | Chip Enable (Active Low). Turns on power switch for channel 1. |
|  | $\begin{aligned} & \text { EN1 } \\ & \text { (RT9731B) } \end{aligned}$ | Chip Enable (Active High). Turns on power switch for channel 1. |
| 5 | $\begin{aligned} & \overline{\mathrm{EN} 2} \\ & \text { (RT9731A) } \end{aligned}$ | Chip Enable (Active Low). Turns on power switch for channel 2. |
|  | $\begin{aligned} & \text { EN2 } \\ & \text { (RT9731B) } \end{aligned}$ | Chip Enable (Active High). Turns on power switch for channel 2. |
| 6 | FLAG2 | Channel 2 Fault Indicator (Active Low). This open-drain output asserts low during over current and over temperature conditions. |
| 7 | ISET | Current Limit Set Pin. Connect to an external resistor to set the current limit threshold. |
| 8 | VOUT2 | Channel 2 Power Switch Output. |
| 9 | VOUT1 | Channel 1 Power Switch Output. |
| 10 | FLAG1 | Channel 1 Fault Indicator (Active Low). This open-drain output asserts low during over current and over temperature conditions. |

## Function Block Diagram


Absolute Maximum Ratings (Note 1)

- Supply Input Voltage, $\mathrm{V}_{\mathrm{IN}}$ ..... -0.3 V to 6 V
- Output Voltage, Vout1, Vout2 ..... -0.3 V to 6 V
- EN1, EN2, EN1, EN2 ..... -0.3 V to 6 V
- $\overline{F L A G 1}, \overline{F L A G 2}$ ..... 6 V
- Power Dissipation, $\mathrm{P}_{\mathrm{D}} @ \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ WDFN-10L $3 \times 3$ ..... 1.429 W
- Package Thermal Resistance (Note 2)
WDFN-10L $3 \times 3, \theta_{\mathrm{JA}}$ ..... $70^{\circ} \mathrm{C} / \mathrm{W}$
WDFN-10L $3 \times 3$, $\theta_{\mathrm{Jc}}$ ..... $8.2^{\circ} \mathrm{C} / \mathrm{W}$
- Junction Temperature ..... $150^{\circ} \mathrm{C}$
- Lead Temperature (Soldering, 10 sec .) ..... $260^{\circ} \mathrm{C}$
- Storage Temperature Range ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
- ESD Susceptibility (Note 3)
HBM (Human Body Mode) ..... 2 kV
Recommended Operating Conditions ..... (Note 4)
- Supply Voltage, $\mathrm{V}_{\mathrm{IN}}$ ..... 2.5 V to 5.5 V
- Chip Enable Voltage, EN ..... 0 V to 5.5 V
- Junction Temperature Range ..... $-40^{\circ} \mathrm{C}$ to $100^{\circ} \mathrm{C}$
- Ambient Temperature Range $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$


## Electrical Characteristics

| Parameter |  | Symbol | Tes | onditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resistor Limit Range |  | $\mathrm{R}_{\text {ISET }}$ |  |  | 20 | -- | 100 | k $\Omega$ |
| Switch On-Resistance |  | $\mathrm{R}_{\mathrm{DS} \text { (ON) }}$ |  |  | -- | 44 | 50 | $\mathrm{m} \Omega$ |
| Rising Time |  | $t_{R}$ | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ | $\begin{aligned} & \text { Cout }=1 \mu \mathrm{~F} \\ & \text { Rout }=100 \Omega \end{aligned}$ | 2 | 3 | 4 | ms |
|  |  | $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}$ | 1 |  | 2 | 3 |  |
| Falling Time |  |  | $t_{\text {F }}$ | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ | $\begin{aligned} & \text { Cout }=1 \mu \mathrm{~F} \\ & \text { Rout }=100 \Omega \end{aligned}$ | -- | 0.8 | -- | ms |
|  |  | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ |  | -- |  | 0.6 | -- |  |  |
| ENx/ENx Input <br> Threshold Voltage | Logic-High | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ to 5.5 V , Power On |  | 1.1 | -- | -- | V |  |
|  | Logic-Low | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ to 5.5 V , Shutdown |  | -- | -- | 0.66 |  |  |
| ENx/ENx Threshold Hysteresis |  |  |  |  | -- | 55 | -- | mV |  |
| ENx/ENx Input Current |  | IENx/ENX | $\mathrm{V}_{\mathrm{ENx}} / \mathrm{V}_{\mathrm{ENx}}=0 \mathrm{~V}$ to 5.5 V |  | 0.5 | -- | 0.5 | $\mu \mathrm{A}$ |  |
| Current Limit |  | ILIM | $\mathrm{R}_{\text {ISET }}=20 \mathrm{k} \Omega$ |  | 2590 | 2800 | 3005 | mA |  |
|  |  | $\mathrm{R}_{\text {ISET }}=61.9 \mathrm{k} \Omega$ | -- | 900 | -- |  |  |
|  |  | $\mathrm{R}_{\text {ISET }}=100 \mathrm{k} \Omega$ | -- | 560 | -- |  |  |
| Supply Current |  |  | Isw_OFF | Switch Off, V ${ }_{\text {OUT }}=$ Open |  | -- | 0.1 | 2 | $\mu \mathrm{A}$ |
|  |  | ISW_ON | Switch On, <br> Vout $=$ Open | $\mathrm{R}_{\text {ISET }}=20 \mathrm{k} \Omega$ | -- | 130 | 200 |  |  |
|  |  | $\mathrm{R}_{\text {ISET }}=100 \mathrm{k} \Omega$ |  | -- | 100 | 150 |  |  |
| Reverse Leakage Current |  |  | IREV | $\mathrm{V}_{\text {OUTx }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ |  | -- | 0.01 | 1 | $\mu \mathrm{A}$ |


| Parameter | Symbol | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Under Voltage Lockout Threshold | VUVLO | VIN Rising | -- | 2.35 | 2.45 | V |
| Under Voltage Lockout Hysteresis | $\Delta \mathrm{V}_{\text {UVLO }}$ |  | -- | 35 | -- | mV |
| $\overline{\text { FLAGx Output Low Voltage }}$ | $V_{\text {FLAGx }}$ | $\mathrm{I}_{\text {SINK }}=1 \mathrm{~mA}$ | -- | -- | 180 | mV |
| $\overline{\text { FLAGx Off Current }}$ | IFLAGx_OFF | $V_{\overline{\text { FLAGx }}}=5.5 \mathrm{~V}$ | -- | -- | 1 | $\mu \mathrm{A}$ |
| FLAG Delay Time | $t_{D}$ | From fault condition to FLAGx assertion | 5 | 12 | 20 | ms |
| Thermal Shutdown Protection | TSD | $V_{\text {OUTx }}>1 \mathrm{~V}$ | -- | 120 | -- | ${ }^{\circ} \mathrm{C}$ |
| Thermal Shutdown Threshold in Short | TSD_SHT | $\mathrm{V}_{\text {OUTx }}<1 \mathrm{~V}$ | -- | 100 | -- | ${ }^{\circ} \mathrm{C}$ |
| Thermal Shutdown Hysteresis | $\Delta T_{\text {SD }}$ |  | -- | 20 | -- | ${ }^{\circ} \mathrm{C}$ |

Note 1. Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
Note 2. $\theta_{\mathrm{JA}}$ is measured at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ on a high effective thermal conductivity four-layer test board per JEDEC 51-7. $\theta_{\mathrm{Jc}}$ is measured at the exposed pad of the package.
Note 3. Devices are ESD sensitive. Handling precautions are recommended.
Note 4. The device is not guaranteed to function outside its operating conditions.

Typical Operating Characteristics
Quiescent Current vs. Input Voltage


Shutdown Current vs. Input Voltage


On Resistance vs. Input Voltage


Quiescent Current vs. Temperature


Shutdown Current vs. Temperature


On Resistance vs. Temperature



Current Limit vs. Input Voltage


Short Current vs. Input Voltage



Current Limit vs. Temperature


Short Current vs. Temperature


Copyright©2023 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.


Power On from VIN


Power On from EN


FLG Delay Time vs. Temperature


Power Off from VIN


FLG Response


## Applications Information

Richtek's component specification does not include the following information in the Application Information section. Thereby no warranty is given regarding its validity and accuracy. Customers should take responsibility to verify their own designs and to ensure the functional suitability of their components and systems.

The RT9731A/B are dual N-MOSFET high side power switch with enable input, optimized for self-powered and bus-powered Universal Serial Bus (USB) applications. The RT9731A/B are equipped with a charge pump circuitry to drive the internal N-MOSFET switch; the switch's low
 and a flag output is available to indicate fault conditions to the local USB controller.

## Input and Output

$\mathrm{V}_{\mathrm{IN}}$ (input) is the power source connection to the internal circuitry and the drain of the MOSFET. V ${ }_{\text {out }}$ (output) is the source of the MOSFET. In a typical application, current flows through the switch from $\mathrm{V}_{\mathbb{I N}}$ to $\mathrm{V}_{\text {OUT }}$ toward the load. If $\mathrm{V}_{\text {OUt }}$ is greater than $\mathrm{V}_{\text {IN }}$, current will flow from $\mathrm{V}_{\text {OUT }}$ to $\mathrm{V}_{\text {IN }}$ since the MOSFET is bidirectional when on.

Unlike a normal MOSFET, there is no parasitic body diode between drain and source of the MOSFET, the RT9731A/ $B$ prevents reverse current flow if $\mathrm{V}_{\text {OUT }}$ is externally forced to a higher voltage than $\mathrm{V}_{\mathrm{IN}}$ when the chip is disabled $\left(\mathrm{V}_{\mathrm{ENx}}<0.66 \mathrm{~V}\right.$ or $\left.\mathrm{V}_{\overline{\mathrm{ENx}}}>1.1 \mathrm{~V}\right)$.


Normal MOSFET


G
RT9731A/B

## Chip Enable Input

The switch will be disabled when the ENx/研x pin is in a logic low/high condition. During this condition, the internal circuitry and MOSFET will be turned off, reducing the supply current to $0.1 \mu \mathrm{~A}$ typical. Floating the $\mathrm{ENx} / \overline{\mathrm{ENx}}$ may cause unpredictable operation. ENx/ENx should not be allowed to go negative with respect to GND. The ENx/ $\overline{\mathrm{ENx}}$ pin may be directly tied to $\mathrm{V}_{\mathbb{I N}}$ (GND) to keep the part on.

## Soft-Start for Hot Plug-In Applications

In order to eliminate the upstream voltage droop caused by the large inrush current during hot-plug events, the "soft-start" feature effectively isolates the power source from extremely large capacitive loads, satisfying the USB voltage droop requirements.

## Fault Flag

The RT9731A/B series provides a FLAGx signal pin which is an N-Channel open drain MOSFET output. This open drain output goes low when current limit or the die temperature exceeds $120^{\circ} \mathrm{C}$ approximately. The FLAGx output is capable of sinking a 10 mA load to typically 200 mV above ground. The FLAGx pin requires a pull-up resistor, this resistor should be large in value to reduce energy drain. A $100 \mathrm{k} \Omega$ pull-up resistor works well for most applications. In the case of an over-current condition, FLAGx will be asserted only after the flag response delay time, $t_{D}$, has elapsed. This ensures that FLAGx is asserted only upon valid over current conditions and that erroneous error reporting is eliminated.

For example, false over-current conditions may occur during hot-plug events when extremely large capacitive loads are connected and causes a high transient inrush current that exceeds the current limit threshold. The $\overline{\text { FLAGx }}$ response delay time $t_{D}$ is typically 12 ms .

## Under Voltage Lockout

Under Voltage Lockout (UVLO) prevents the MOSFET switch from turning on until the input voltage exceeds approximately 2.35 V . If input voltage drops below approximately 1.3 V , UVLO turns off the MOSFET switch. Under voltage detection functions only when the switch is enabled.

## Current Limit Setting and Short-Circuit Protection

The RT9731A/B provides an adjustable current limit threshold, between 560mA and 2.8A (typ.) via an external resistor, $\mathrm{R}_{\text {ISET }}$, between $20 \mathrm{k} \Omega$ and $100 \mathrm{k} \Omega$. The following
equations calculates the resulting over current threshold for a given external resistor value ( $\mathrm{R}_{\text {ISET }}$ ). The traces routing the $\mathrm{R}_{\text {ISET }}$ resistor to the RT9731A/B should be as short as possible to reduce parasitic effects on the current limit accuracy. When a heavy load or short circuit is applied to an enabled switch, a large transient current may flow until the current limit circuitry responds. Once this current limit threshold is exceeded the device enters constant current mode until the thermal shutdown occurs or the fault is removed. Figure 1 shows the typical current limit value under various setting resistance, $\mathrm{R}_{\text {ISET }}$.


Figure 1. Current Limit Threshold vs. RISET

## Universal Serial Bus (USB) \& Power Distribution

The goal of USB is to enable device from different vendors to interoperate in an open architecture. USB features include ease of use for the end user, a wide range of workloads and applications, robustness, synergy with the PC industry, and low-cost implementation. Benefits include self-identifying peripherals, dynamically attachable and reconfigurable peripherals, multiple connections (support for concurrent operation of many devices), support for as many as 127 physical devices, and compatibility with PC Plug-and-Play architecture.

The Universal Serial Bus connects USB devices with a USB host: each USB system has one USB host. USB devices are classified either as hubs, which provide additional attachment points to the USB, or as functions,
which provide capabilities to the system (for example, a digital joystick). Hub devices are then classified as either Bus-Power Hubs or Self-Powered Hubs.

ABus-Powered Hub draws all of the power to any internal functions and downstream ports from the USB connector power pins. The hub may draw up to 500 mA from the upstream device. External ports in a Bus-Powered Hub can supply up to 100 mA per port, with a maximum of four external ports.

Self-Powered Hub power for the internal functions and downstream ports does not come from the USB, although the USB interface may draw up to 100 mA from its upstream connect to allow the interface to function when the remainder of the hub is powered down. The hub must be able to supply up to 500 mA on all of its external downstream ports. Please refer to "Universal Serial Bus Specification Revision 2.0" for more details on designing compliant USB hub and host systems.

Over current protection devices such as fuses and PTC resistors (also called polyfuse or polyswitch) have slow trip times, high on-resistance, and lack the necessary circuitry for USB-required fault reporting.

The faster trip time of the RT9731A/B power distribution allow designers to design hubs that can operate through faults. The RT9731A/B provide low on-resistance and internal fault-reporting circuitry to meet voltage regulation and fault notification requirements.

Because the devices are also power switches, the designer of self-powered hubs has the flexibility to turn off power to output ports. Unlike a normal MOSFET, the devices have controlled rising and falling times to provide the needed inrush current limiting required for the bus-powered hub power switch.

## Supply Filter/Bypass Capacitor

A $0.1 \mu \mathrm{~F}$ or greater low-ESR ceramic capacitor from $\mathrm{V}_{\text {IN }}$ to GND, located at the device is strongly recommended to prevent the input voltage drooping during hot-plug events. However, higher capacitor values will further reduce the voltage droop on the input. Furthermore, without the bypass capacitor, an output short may cause sufficient ringing on the input (from source lead inductance) to destroy the internal control circuitry. The input transient
must not exceed 6 V of the absolute maximum supply voltage even for a short duration.

## Output Filter Capacitor

A low-ESR $150 \mu \mathrm{~F}$ capacitor between Vout and GND is strongly recommended to meet the 330 mV maximum droop requirement in the hub $\mathrm{V}_{\text {BUS }}$ (Per USB 2.0, output ports must have a minimum $120 \mu \mathrm{~F}$ of low-ESR bulk capacitance per hub). Standard bypass methods should be used to minimize inductance and resistance between the bypass capacitor and the downstream connector to reduce EMI and decouple voltage droop caused when downstream cables are hot-insertion transients. Ferrite beads in series with $V_{B u s}$, the ground line and the $0.1 \mu \mathrm{~F}$ bypass capacitors at the power connector pins are recommended for EMI and ESD protection. The bypass capacitor itself should have a low dissipation factor to allow decoupling at higher frequencies.

## Voltage Drop

The USB specification states a minimum port-output voltage in two locations on the bus, 4.75 V out of a SelfPowered Hub port and 4.4 V out of a Bus-Powered Hub port. As with the Self-Powered Hub, all resistive voltage drops for the Bus-Powered Hub must be accounted for to guarantee voltage regulation (see Figure 7-47 of "Universal Serial Bus Specification Revision 2.0").

The following calculation determines $\mathrm{VOUt}_{\text {(MiN) }}$ for multiple ports (NPORTS) ganged together through one switch (if using one switch per port, NPORTS is equal to 1 ) :
$V_{\text {OUT (MIN) }}=4.75 \mathrm{~V}-\left[I_{I} \times\left(4 \times R_{\text {CONN }}+2 \times R_{\text {CAbLE }}\right)\right]-$
( $0.1 \mathrm{~A} \times \mathrm{N}_{\text {PORTS }} \times \mathrm{R}_{\text {SWITCH }}$ ) $-\mathrm{V}_{\text {PCB }}$
Where
RCONN $=$ Resistance of connector contacts
(two contacts per connector)
$R_{\text {CAbLE }}=$ Resistance of upstream cable wires
(one 5V and one GND)
$R_{\text {SwITCH }}=$ Resistance of power switch
( $44 \mathrm{~m} \Omega$ typical for RT9731A/B)
$V_{\mathrm{PCB}}=\mathrm{PCB}$ voltage drop

The USB specification defines the maximum resistance per contact ( $R_{\text {Cons }}$ ) of the USB connector to be $30 \mathrm{~m} \Omega$ and the drop across the PCB and switch to be 100 mV . This basically leaves two variables in the equation : the resistance of the switch and the resistance of the cable.

If the hub consumes the maximum current $\left(l_{1}\right)$ of 500 mA , the maximum resistance of the cable is $90 \mathrm{~m} \Omega$.

The resistance of the switch can be defined as follows :

$$
\begin{aligned}
R_{\text {SWITCH }}= & \{4.75 \mathrm{~V}-4.4 \mathrm{~V}-[0.5 \mathrm{~A} \times(4 \times 30 \mathrm{~m} \Omega+2 \times \\
& \left.90 \mathrm{~m} \Omega)]-\mathrm{V}_{\text {PCB }}\right\} \div(0.1 \mathrm{~A} \times \text { NPORTS }) \\
= & \left(200 \mathrm{mV}-\mathrm{V}_{\text {PCB }}\right) \div\left(0.1 \mathrm{~A} \times \text { N }_{\text {PORTS }}\right)
\end{aligned}
$$

If the voltage drop across the PCB is limited to 100 mV , the maximum resistance for the switch is $250 \mathrm{~m} \Omega$ for four ports ganged together. The RT9731A/B, with its maximum $50 \mathrm{~m} \Omega$ on-resistance over temperature can fit the demand of this requirement.

## Thermal Shutdown

Thermal protection limits power dissipation in the RT9731A/B. When the operation junction temperature exceeds $120^{\circ} \mathrm{C}$ (typ.), the OTP circuit starts the thermal shutdown function and turns the pass element off. The pass element turns on again after the junction temperature cools to $80^{\circ} \mathrm{C}$. The IC lowers its OTP trip level from $120^{\circ} \mathrm{C}$ to $100^{\circ} \mathrm{C}$ when output short circuit occurs ( $\mathrm{V}_{\text {OUT }}<1 \mathrm{~V}$ ) as shown in Figure 2.


Figure 2. Short Circuit Thermal Folded Back Protection when Output Short Circuit Occurs (Patent)

## Thermal Considerations

For continuous operation, do not exceed absolute maximum operation junction temperature. The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surroundings airflow and temperature difference between junction to ambient. The maximum power dissipation can be calculated by following formula :
$P_{D(\text { MAX })}=\left(T_{J(\text { MAX })}-T_{A}\right) / \theta_{J A}$
where $T_{J_{(M A X)}}$ is the maximum operation junction temperature, $\mathrm{T}_{\mathrm{A}}$ is the ambient temperature and the $\theta_{\mathrm{JA}}$ is the junction to ambient thermal resistance.

For recommended operating conditions specification. The maximum junction temperature is $125^{\circ} \mathrm{C}$. The junction to ambient thermal resistance $\theta_{\mathrm{JA}}$ is layout dependent. For WDFN-10L $3 \times 3$ package, the thermal resistance $\theta_{\mathrm{JA}}$ is $70^{\circ} \mathrm{C} / \mathrm{W}$ on a standard JEDEC 51-7 four-layer thermal test board. The maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ can be calculated by the following formula :
$P_{D(M A X)}=\left(125^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right) /\left(70^{\circ} \mathrm{C} / \mathrm{W}\right)=1.429 \mathrm{~W}$ for WDFN-10L $3 x 3$ packages

The maximum power dissipation depends on operating ambient temperature for fixed $\mathrm{T}_{\mathrm{J} \text { (MAX) }}$ and thermal resistance $\theta_{\mathrm{JA}}$. The Figure 3 of derating curves allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.


Figure 3. Derating Curve of Maximum Power Dissipation

## Layout Consideration

For best performance of the RT9731A/B series, the following guidelines must be strictly followed.

- Input and output capacitors should be placed close to the IC and connected to ground plane to reduce noise coupling.
- The GND should be connected to a strong ground plane for heat sink.
- Keep the main current traces as possible as short and wide.
- The R $\mathrm{R}_{\text {ISET }}$ resistor should be placed as close to the IC as possible.

The input and output capacitors should be placed as close as possible to the IC.


Figure 4. PCB Layout Guide

## Outline Dimension




## DETAILA

Pin \#1 ID and Tie Bar Mark Options

Note : The configuration of the Pin \#1 identifier is optional, but must be located within the zone indicated.

| Symbol | Dimensions In Millimeters |  | Dimensions In Inches |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |  |  |  |  |
| A | 0.700 | 0.800 | 0.028 | 0.031 |  |  |  |  |
| A1 | 0.000 | 0.050 | 0.000 | 0.002 |  |  |  |  |
| A3 | 0.175 | 0.250 | 0.007 | 0.010 |  |  |  |  |
| b | 0.180 | 0.300 | 0.007 | 0.012 |  |  |  |  |
| D | 2.950 | 3.050 | 0.116 | 0.120 |  |  |  |  |
| D2 | 2.300 | 2.650 | 0.091 | 0.104 |  |  |  |  |
| E | 2.950 | 3.050 | 0.116 | 0.120 |  |  |  |  |
| E2 | 1.500 | 1.750 | 0.059 | 0.069 |  |  |  |  |
| e | 0.500 |  |  |  |  |  |  | 0.020 |
| L | 0.350 | 0.450 | 0.014 | 0.018 |  |  |  |  |

W-Type 10L DFN 3x3 Package

## Richtek Technology Corporation

14F, No. 8, Tai Yuen $1^{\text {st }}$ Street, Chupei City
Hsinchu, Taiwan, R.O.C.
Tel: (8863)5526789
RICHTEK
Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

## Datasheet Revision History

| Version | Date | Description | Item |
| :--- | :---: | :--- | :--- |
| 03 | $2023 / 4 / 19$ | Modify | Absolute Maximum Ratings on P4 <br> Removed ESD MM on P4 <br> Applications Information on P9 |

