







RTQ1950

10V to 80V Hotswap Controller with Accurate Monitoring and PMBus™ Interface

1 General Description

The RTQ1950 provides enterprise-level protection and high-performance monitoring for 10V to 80V systems,

such as 48/54V datacenter network equipment. Subµs response to short-circuit faults, high-resolution current limit programmability, and remote temperature sensing with adjustable warning/shutdown thresholds allow the RTQ1950 to protect and monitor the most critical systems. Programmable MOSFET SOA protection accurately controls maximum MOSFET power dissipation while MOSFET health warning and detection algorithms monitor the MOSFET even when fully enhanced. An adjustable fault timer avoids false trips and limits the duration of overload events.

For monitoring, the RTQ1950 measures real-time power, voltage, current, temperature and fault data, and transmits this information via an I²C/SMBus interface with PMBus compliant command structure. Precision telemetry enables intelligent power management functions (e.g. Intel PROCHOT output), power optimization and early fault detection. The RTQ1950 also improves system diagnostics with adjustable telemetry averaging and peak power measurement.

The RTQ1950 is pin-to-pin compatible with similar products in the market (TSSOP-28 9.7×4.4mm² package), offering many improvements and advantages. The recommended junction temperature range is –40°C to 125°C.


3 Features


- VIN: 10V to 80V (100V AMR)
- VIN to VIN_K: ±60V AMR
- OUT: -5V to 100V AMR
- 12-Bit 1 kHz ADC Telemetry (-40°C to 125°C)
 - ±0.8% Voltage Accuracy
 - ±1% Current Accuracy
 - ±1.8% Power Accuracy (Energy Monitoring Supported)
- 10 to 55mV Current Limit Sense Voltage in 1mV Increments
- Programmable MOSFET SOA Protection
 - Fast 500ns Response to Short-Circuit
 - Accurate Control
- MOSFET Health Warning/Detection
- Remote Temperature Sensing with Adjustable Warning/Shutdown Thresholds
- PROCHOT Output (VAUX)
- Programable UV, OV Thresholds
- PMBus[™] Compliant Command Structure
- -40°C < T_J < 125°C Operation
- Available in TSSOP-28 9.7×4.4 mm²

4 Applications

- 48V/54V Servers and Network Equipment
- Datacenter Rack Power Distribution
- Base Station Power Distribution
- PLC Power Management
- · Industrial Systems

2 Simplified Application Circuit






Copyright © 2025 Richtek Technology Corporation. All rights reserved.

is a registered trademark of Richtek Technology Corporation.



5 Ordering Information



Note 1.

Richtek products are Richtek Green Policy compliant and marked with ⁽¹⁾ indicates compatible with the current requirements of IPC/JEDEC J-STD-020.

6 Marking Information

RTQ1950 ST •YMDAN RTQ1950ST: Product Code YMDAN: Date Code




Table of Contents

1	Gene	ral Description	1		17.9	Power Good Pin	24
2	Simpl	lified Application Circuit	1		17.10	VDD and VREF Sub-Regulators	24
3		res			17.11	Remote Temperature Sensing	25
4	Appli	cations	1		17.12	MOSFET Health Monitoring	25
5	Order	ing Information	2		17.13	Power-Limit Power-Up Sequence	26
6	Marki	ng Information	2		17.14	Slew Rate Limited Power-Up Sequence	27
7		onfiguration			17.15	Gate Control	28
8	Funct	tional Pin Description	4		17.16	Fault Timer	28
9		ional Block Diagram			17.17	PROCHOT Output	28
10	Abso	lute Maximum Ratings	7		17.18	Restart and Cooldown Time	28
11	ESD F	Ratings	7		17.19	Power Cycle	30
12	Reco	mmended Operating Conditions	7		17.20	Enable/Disable, Shutdown and	
13	Thern	nal Characteristics	8			Reset Control	31
14	Electr	rical Characteristics	8	18	Functi	ional Register Description	32
	14.1	SMBus Communications Timing			18.1	PMBus Commands Overview	
		Requirements and Definitions	14		18.2	Data Format for Reading and Writing	
	14.2	Switching Characteristics	15			Telemetry and Fault/Warning	
15	Typic	al Characteristics Curves	16			Thresholds	35
16	Typic	al Application Circuit	18		18.3	PMBus Address Lines	
17	Appli	cation Information	19			(ADR0, ADR1, ADR2)	36
	17.1	Overview			18.4	PMBus Command Descriptions	37
	17.2	Input Voltage and Filtering	19	19	Outlin	e Dimension	60
	17.3	Current Sense Inputs	19	20	Footp	rint Information	61
	17.4	Current Limit	20	21	Packir	ng Information	62
	17.5	Power Limit	20		21.1	Tape and Reel Data	62
	17.6	Circuit Breaker	21		21.2	Tape and Reel Packing	63
	17.7	Undervoltage Lockout (UVLO)	22		21.3	Packing Material Anti-ESD Property	
	17.8	Overvoltage Lockout (OVLO)	22	22	Datas	heet Revision History	65



7 Pin Configuration

(TOP VIEW)



TSSOP-28 (Exposed Pad)

8 Functional Pin Description


Pin No.	Pin Name	Pin Function					
1	OUT	Output pin. Connect to the power output node. This pin monitors the output voltage and senses the MOSFET VDS voltage for power limiting.					
2	GATE	Gate drive output pin. Connect to the external MOSFET gate.					
3	SENSE	Current sense input pin. In conjunction with VIN_K, this pin measures the voltage across the current sense resistor (RSNS). If the voltage across RSNS exceeds the overcurrent threshold, the load current is limited, and the fault timer activates.					
4	VIN_K	sitive supply Kelvin pin. This pin senses the input voltage as well as the current nse voltage (in conjunction with SENSE).					
5	VIN	Input power supply. This pin supplies power for the device, including the internal VDD regulator. An RC filter can help reduce noise on this pin (see Section 17.2).					
6, 27	NC	No connection.					
7	UVLO/EN	Undervoltage-lockout/enable pin. A resistor divider from VIN can set a precision undervoltage-lockout threshold. The pin enable threshold voltage is 2.48V. An internal $20\mu A$ current sink provides UVLO hysteresis. This pin can also be used for remote shutdown control.					
8	OVLO	Overvoltage lockout pin. A resistor divider from VIN can set a precision overvoltage lockout threshold. The pin disable threshold voltage is 2.46V. An internal 20µA current source provides OVLO hysteresis.					
9	AGND	Analog device ground. Connect to GND at the pin.					
10	GND	Device ground.					
11	SDAI	SMBus Data Input pin. Connect to SDAO if the application does not need unidirectional isolation.					
12	SDAO	SMBus Data Output pin. Connect to SDAI if the application does not need unidirectional isolation.					
13	SCL	SMBus Clock pin.					
14	SMBA/FLT	SMBus alert pin. Active low or FLT# open drain output.					



Pin No.	Pin Name	Pin Function					
15	VREF	Internal sub-regulator output pin. This internally sub-regulated 3V bias supply requires an external $1\mu F$ capacitor to ground for bypassing.					
16	DIODE	External temperature diode pin. Connect this pin to a diode-configured MMBT3904 NPN transistor for temperature monitoring.					
17	VAUX	Auxiliary voltage input pin. The internal telemetry system can measure the voltage on this pin from an external source with a full-scale input of 2.97V. This pin can be set as PROCHOT using PMBus.					
18	ADR2	SMBus address line 2. Tri-state address line. Should be connected to GND, VDD, or left floating.					
19	ADR1	SMBus address line 1. Tri-state address line. Should be connected to GND, VDD, or left floating.					
20	ADR0	SMBUS address line 0. Tri-state address line. Should be connected to GND, VDD, or left floating.					
21	VDD	Internal sub-regulator output pin. This internally sub-regulated 4.9V bias supply requires an external 1µF capacitor to ground for bypassing.					
22	CL	Current limit range pin. Connect this pin to GND or leave floating to set the nominal overcurrent threshold at 50 mV. Connecting CL to VDD sets the overcurrent threshold to be 26mV. Connecting CL to VREF sets the overcurrent threshold to be 15mV. The threshold can also be adjusted digitally.					
23	FB	Power Good feedback pin. An external resistor divider from the output sets the PG output voltage level. The pin threshold is nominally 2.46V. An internal 20μA current source provides hysteresis.					
24	RETRY	Fault retry input pin. When this pin is connected to GND or left floating, the device will continually try to restore power after a fault. If the pin is connected to VDD, the device will latch off after a fault event. Connecting this pin to VREF will retry 8 times and then latch off.					
25	TIMER	Timer capacitor pin. An external capacitor connected to this pin sets insertion time delay (power-on delay), fault timeout period, and restart timing.					
26	PWR	Power limit set pin. An external resistor (RPWR) connected to this pin, in conjunction with the Rsns, sets the maximum power dissipation allowed in the external MOSFET.					
28	PG	Power Good open-drain output pin. This output assumes a high-impedance state when the FB pin voltage exceeds the FB threshold (nominally 2.46V) and the input voltage is within its undervoltage and overvoltage thresholds, and GATE-OUT > 9V.					
EPGND	Exposed Pad	Exposed pad of package. Must be soldered to a large ground plane for best thermal performance.					



9 Functional Block Diagram



May

2025



10 Absolute Maximum Ratings

(Note 2)

$\bullet~$ VIN, VIN_K, GATE, UVLO/EN, SENSE, PG to GND	-0.3V to 100V
• VIN to VIN_K	-60V to 60V
• VIN_K to SENSE	-1V to 1V
• OVLO, FB, TIMER, PWR to GND	-0.3V to 7V
• OUT to GND	-5V to 100V
• SCL, SDAI, SDAO, CL, ADR0, ADR1, ADR2, VDD, VAUX, DIODE, RETRY to GND	-0.3V to 5.5V
• Junction Temperature, TJ	150°C
Storage Temperature Range	-65°C to 150°C

Note 2. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability. The GATE pin voltage is typically 13.6V above VIN when the RTQ1950 is enabled. Therefore, the Absolute Maximum Rating for VIN applies only when the RTQ1950 is disabled, or for a momentary surge to that voltage because the Absolute Maximum Rating for the GATE pin is also 100V.

11 ESD Ratings

(Note 3)

• ESD Susceptibility

HBM (Human Body Model)	±2KV
CDM (Charged Device Model)	±500V

Note 3. Devices are ESD sensitive. Handling precautions are recommended.

12 Recommended Operating Conditions

(Note 4)

- Supply Input Voltage, VIN ------ 10V to 80V
- Junction Temperature Range, TJ ----- -40°C to 125°C

Note 4. The device is not guaranteed to function outside its operating conditions.

RTQ1950 DS-00 May 2025



13 Thermal Characteristics

(Note 5 and Note 6)

	Thermal Parameter	TSSOP-28 9.7×4.4	Unit
θ JA	Junction-to-ambient thermal resistance	31.6	°C/W
θ JC(Top)	Junction-to-case (top) thermal resistance	18	°C/W
θ JC(Bottom)	Junction-to-case (bottom) thermal resistance	2.2	°C/W
θЈВ	Junction-to-board thermal resistance	13.3	°C/W
ΨJC(Top)	Junction-to-case (top) characterization parameter	0.3	°C/W
ΨJC(Bottom)	Junction-to-case (bottom) characterization parameter	1.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	12.4	°C/W

Note 5. For more information about thermal parameter, see the Application and Definition of Thermal Resistances report, AN061.

Note 6. θ_{JA} , Ψ_{JC} , and Ψ_{JB} are simulated based on JEDEC 51-7 on a high effective-thermal-conductivity four-layer (2s2p) test board at 25°C and still air; furthermore, all layers with 1 oz. Cu. Thermal resistance/parameter values may vary depending on the PCB material, layout, and test environmental conditions.

14 Electrical Characteristics

(Unless otherwise stated, the following conditions apply: VIN = 48 V, -40° C < TJ < 125° C, V_{UVLO} = 3 V, V_{OVLO} = 0 V, R_{PWR} = $20k\Omega$. (Note 7))

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input Supply (VIN)						
VIN POR Threshold to Trigger Insertion Timer	VIN_POR_IT	VIN Increasing		7.8	9	V
VIN POR Threshold to Enable All Functions	VIN_POR_EN	VIN Increasing		8.6	9.9	V
VIN POR Enable Hysteresis	VIN_POR_EN_H YS	VIN Decreasing		100		mV
Input Current, Enabled	lin_en	Vuvlo = 3V, Vovlo = 2V (active)	3	5	7	mA
VIN_K						
VIN_K Bias Current	IVIN_K			330	600	μА
VDD Regulator (VDD Pin)						
VDD Voltage	Von	I _{VDD} = 0mA	4.6	4.9	5.15	V
VDD Voltage	VDD	I _{VDD} = 10mA	4.6	4.9	5.15	
VDD Current Limit	VDD_ILIM		-50	-30	-15	mA
VDD Voltage Reset Threshold	VDD_POR	VDD Rising		4.1		V
UVLO/EN and OVLO						
UVLO Threshold	Vuvlo-l	Falling (low) threshold	2.41	2.48	2.55	٧
UVLO Hysteresis Current	luvlo_HYS	Vuvlo = 1V	16	20	24	μА
UVLO Bias Current	IUVLO_BIAS	V _{UVLO} = 3V		0	1	μА
OVLO Threshold	Vovlo-H	Rising (high) threshold	2.39	2.46	2.53	V



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
OVLO Hysteresis Current	lovlo_HYS	Vovlo = 3V	-24	-20	-16	μΑ
OVLO Bias Current	IOVLO_BIAS	Vovlo = 1V		0	1	μΑ
Power Good (PG)						•
Output Low Voltage	VPG_L	ISINK = 2mA		200	400	mV
Off Leakage Current	VPG_ILK	V _{PG} = 80V		0	1	μΑ
FB					•	•
FB Threshold	V _{FB}	V _{UVLO} = 3V, V _{OVLO} = 2V (active)	2.41	2.46	2.52	V
FB Hysteresis Current	VFB_HYS	High threshold	-25	-20	-15	μА
Off Leakage Current	Vfb_ilk	VFB = 2.3V		0	1	μА
Power Limit						•
		VIN = 48V, VOUT = 0V, RPWR = 60K	8	11	14	
	P VPL	VIN = 48V, VOUT = 0V, RPWR = 20K	2.6	4.2	5.8	- mV
Power Limit Sense Voltage		VIN = 48V, VOUT = 24V, RPWR = 60K	17.2	22.4	27.6	
(VVIN_K - VSENSE)PL		VIN = 48V, VOUT = 24V, RPWR = 20K	6.2	8.7	11.2	
		Vin = 48V, Vout = 0V, Rpwr = 100K	13.9	18.2	22.4	
		VIN = 48V, VOUT = 32V, RPWR = 135K (open RPWR detection)		0	1	
PWR Pin Current	IPWR	V _{PWR} = 2.5V		-20		μА
PWR Pin Impedance	RSAT_PWR	Disabled, V _{UVLO} = 2V		120		Ω
Maximum R _{PWR}	RPWR_MAX				100	ΚΩ
OPEN RPWR Detection Level	RPWR-OPEN	(VVIN_K - VSENSE)PL = 0mV	135			ΚΩ
GATE Control						
Source Current		Normal Operation	-25	-20	-15	μА
Fault Sink Current		Vuvlo = 2V	4	4.8	5.5	mA
POR Circuit Breaker Sink Current	IGATE	VVIN_K - VSENSE = 60mV or VIN < VIN_POR_IT, VGATE = 5V, OUT = 0V, CB/CL ratio bit = 0, CL = VDD	90	200	350	mA
Active CL Sink Current		VVIN_K - VSENSE = VCL+10mV, VGATE = 5V, OUT = 0V	1	1.6	2.5	mA
Reverse-Bias Voltage of GATE to OUT	VGATEZ	VGATE - VOUT, IZ = -100μA	12	15.6	18	V
Peak charge pump voltage in normal operation (VIN = VOUT)	VGATECP	VGATE - VOUT	11	13	15	٧



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
OUT	•		•			
OUT Bias Current, Enabled	IOUT-EN	VIN = Vout, Normal Operation	55	80	100	μА
OUT Bias Current, Disabled	lout-dis	Vout = 0V, Vvin_k = Vsense, Ven/uvlo = 2V	-2.5	0	2.5	μА
Current Limit			1		1	
Current-Limit Threshold		CL = VREF	14.25	15	15.75	
Voltage	VCL	CL = VDD	24.7	26	27.3	mV
(VVIN_K - VSENSE)CL		CL = GND	47.5	50	52.5	
		Min Threshold	9.5	10	10.5	
PMBus CL Voltage Limit Threshold	VCL	Max Threshold	52.25	55	57.75	mV
		DAC step resolution		1		
		Enabled, SENSE = OUT		0	1	
SENSE Input Current	ISENSE	Disabled, OUT = 0V		0	1	μΑ
		Enabled, OUT = 0V		0	1	
Circuit Breaker	1					
	VCB	CB/CL ratio bit =0, V _{CL} ≥ 33mV	76	100	116	mV
Circuit Breaker Threshold		CB/CL ratio bit =1, V _{CL} ≥ 33mV	160	200	230	
Voltage (Vvin_k - Vsense)CB		CB/CL ratio bit =0, V _{CL} ≤ 32mV	40	50	60	
· - ,		CB/CL ratio bit =1, V _{CL} ≤ 32mV	76	100	116	
TIMER					1	
Upper Threshold	VTMRH		3.6	3.8	4.07	V
		Restart cycles	1	1.2	1.4	
Lower Threshold	VTMRL	End of eight cycle re-enabled threshold		0.3		V
Insertion Time Current			-5.9	-4.8	-3.3	μΑ
Sink Current, End of Insertion Time	- ITIMER		0.9	1.5	2.1	mA
Fault Detection Current	THINEIX	VTIMER = 2V	-90	−75	-60	μΑ
Fault Sink Current			1.7	2.5	3.2	μА
Fault Restart Duty Cycle	DCFAULT			0.5		%
Internal Reference	1		•			
Reference Voltage	VREF		2.91	3.0	3.09	V
ADC and MUX	•		•			
Resolution				12		Bits
Integral Non-Linearity	INL	ADC only		±0.5		LSB
Oscillator Frequency	fosc		1.9	2.0	2.10	MHz



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Acquisition + Conversion Time	tacquire	Any channel		129		μS
Acquisition Round Robin Time (Note 8)	trr	Cycle all channels		1.048		ms
Telemetry Accuracy						
		CL = VREF	26	27	29	
Current Input Full-Scale Range	INFSR	CL = VDD	26	27	29	mV
rango		CL = GND	50	54.4	58	
		CL = VREF		6.7		
Current Input LSB	IINLSB	CL = VDD		6.7		μV
VAUX Input Full Scale		CL = GND	-	13.3	-	
VAUX Input Full Scale Range	VAUXFSR		2.93	2.97	3.01	V
VAUX Input LSB	VASUXLSB		-	725	-	μV
Input Voltage Full Scale Range	VINFSR		86	88.9	91	V
Input Voltage LSB	VINLSB		-	21.7	-	mV
Output Voltage Full-Scale Range	Voutesr		86	88.9	91	V
Output Voltage LSB	Voutlsb		-	21.7	-	mV
		VIN, Vout = 80V	-0.8		0.8	%
VIN, Vout Absolute		VIN, Vout = 48V	-0.8		0.8	
Accuracy		VIN, V _{OUT} = 10V	-2.5	21.7 - r 0.8 0.8 2.5 0.8		
	VACC	VAUX = 2.8V	-0.8		0.8	
VAUX Absolute Accuracy		VAUX = 1.5V	-0.8		0.8	%
Accuracy /AUX Absolute Accuracy		VAUX = 0.75V	-0.8		0.8	
		VVIN_K - VSENSE = 22mV (80% I_INFSR), CL = VDD	-1		1	
		VVIN_K-VSENSE = 22mV (80% I_INFSR), CL = VDD -40°C < TJ < 85°C	-0.8		0.8	
		VVIN_K - VSENSE = 12mV (44% I_INFSR), CL = VREF	-2		2	
Input Current Absolute	luusee	VVIN_K - VSENSE = 5mV (19% I_INFSR), CL = VDD	-5		5	0/
Accuracy	IINACC	VVIN_K - VSENSE = 44mV (80% I_INFSR), CL = GND	-1		1	%
		VVIN_K - VSENSE = 44mV (80% I_INFSR), CL = GND -40°C < TJ < 85°C	-0.8		0.8	
		VVIN_K - VSENSE = 25mV (50% I_INFSR), CL = GND	-1		1	
		VVIN_K - VSENSE = 9.5mV (19% I_INFSR), CL = GND	-5		5	

Copyright © 2025 Richtek Technology Corporation. All rights reserved.



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
		VVIN_K - VSENSE = 22mV (80% I_INFSR), CL = VDD	-1.8		1.8	
		VVIN_K - VSENSE = 22mV (80% I_INFSR), CL = VDD -40°C < TJ < 85°C	-1.5		1.5	-
		VVIN_K - VSENSE = 12mV (44% I_INFSR), CL = VREF	-2.5		2.5	
Input Power Accuracy	PINACC	VVIN_K - VSENSE = 5mV (19% I_INFSR), CL = VDD	-5		5	- %
input r ower Accuracy	FINACC	VVIN_K - VSENSE = 44mV (80% I_INFSR), CL = GND	-1.8		1.8	70
		VVIN_K - VSENSE = 44mV (80% I_INFSR), CL = GND -40°C < T _J < 85°C	-1.5		1.5	
		V _{VIN_K} - V _{SENSE} = 25mV (50% I_INFSR), CL = GND	-1.8		1.8	
		VVIN_K - VSENSE = 9.5mV (19% I_INFSR), CL = GND	-5		5	
Temperature Sense						
On Chip Temperature Accuracy	- TJACC	$T_{J} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	-8		8	°C
On Chip Temperature Resolution	TJACC			12		bits
Temperature Accuracy Using Remote Diode	- TACC	TA = 25°C to 85°C	-8		8	°C
Remote Diode Resolution				12		bits
	IDIODE	High Level	-210	-160		
Remote Diode Current Source		Mid Level		-60		μА
		Low Level		-10		
Remote Diode Current	Injone on	High level to low level ratio	13.6	16	17.6	μΑ/μΑ
Ratio	IDIODE_CR	High level to mid level ratio	2.14	2.67	3.2	μΑ/μΑ
Max Series Resistance with Remote Diode					300	Ω
PMBus Pin Thresholds (S	CL, SDA, SMBA	.)				
Data, Clock Input Low Voltage	VIL	SCL, SDAI			0.8	V
Data, Clock Input High Voltage	VIH	SCL, SDAI	1.35		5.5	V
Data Output Low Voltage	Vol	SDAO, ISINK = 3mA	0		0.4	V
Input Leakage Current	ILEAK	SDAI, SMBA, SCL = 5V		0	1	μА
PROCHOT Output						
Output Low Voltage	VPROCHOT_LV	ISINK = 2mA		100	400	mV
Off Leakage Current	IPROCHOT_LK			0	1	μА



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
CFG Pin Thresholds (CL,	RETRY)						
High Threshold Voltage	ViH		3.6	3.9	4.1	V	
Low Threshold Voltage	VIL		1.8	2	2.2	V	
Input Leakage Current	ILEAK	CL, RETRY = 5V	-1	5		μА	

Note 7. Guaranteed by design.

Note 8. The sampling time increment is $t_{ACQUIRE} \times N$, where N is the number of active telemetry features (VIN, V_{OUT} , I_{IN} , and TEMP_INTERNAL). If the TEMP_EXTERNAL telemetry is active, the sampling time increment is 1.048ms.



14.1 SMBus Communications Timing Requirements and Definitions

Parameter	Symbol	Min	Тур	Max	Unit
SMBus Operating Frequency	fsmb	10		1000	KHz
Bus Free Time Between Stop and Start Condition	tBUF	0.5			μS
Hold Time After (Repeated) Start Condition. After This Period, The First Clock is Generated.	thd:STA	0.26			μS
Repeated Start Condition Setup Time	tsu:sta	0.26	-		μS
Stop Condition Setup Time	tsu:sto	0.26	1		μS
Data Hold Time (Note 9)	thd:dat	85	I		ns
Data Setup Time	tsu:dat	50			ns
Detect Clock Low Timeout (Note 10)	tтімеоит	25		35	ms
Clock Low Period	tLOW	0.5			μS
Clock High Period (Note 11)	thigh	0.26			μS
Cumulative Clock Low Extended Time (Slave Device) (Note 12)	tLOW:SEXT			25	ms
Cumulative Low Extend Time (Master Device) (Note 13)	tLOW:MEXT			10	ms
Clock/Data Fall Time (Note 14)	tR	20	-	120	ns
Clock/Data Rise Time	tF	20		120	ns

- Note 9. The device must internally provide sufficient hold time for the SDA signal (with respect to the $V_{IH,MIN}$ of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- **Note 10.** Devices participating in a transfer can abort the transfer in progress and release the bus when any single clock low interval exceeds the value of t_{TIMEOUT,MIN} of 25ms. Devices that have detected this condition must reset their communication and be able to receive a new START condition no later than t_{TIMEOUT,MAX} of 35ms.
- Note 11. tHIGH.MAX provides a simple guaranteed method for masters to detect bus idle conditions.
- **Note 12.** t_{LOW:SEXT} is the cumulative time a slave device is allowed to extend the clock cycles in one message from the initial START to the STOP.
- **Note 13.** t_{LOW:MEXT} is the cumulative time a master device is allowed to extend its clock cycles within each byte of a message as defined from START-to-ACK, ACK-to-ACK, or ACK-to-STOP.
- Note 14. Rise and fall times are defined as follows:

 $t_R = (V_{IL,MAX} - 0.15V)$ to $(V_{IH,MIN} + 0.15V)$, $t_F = (V_{IH,MIN} + 0.15V)$ to $(V_{IL,MAX} - 0.15V)$




Figure 1. SMBus Timing Diagram



14.2 Switching Characteristics


(Unless otherwise stated, the following conditions apply: V_{IN} = 48 V, -40°C < T_J < 125°C, V_{UVLO} = 3 V, V_{OVLO} = 0 V, R_{PWR} = 20k Ω .)


Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
LIVI O Dolov		Delay to GATE high	7	10.7	12.7	μS	
UVLO Delay	tuvlo_del	Delay to GATE low	5.5	9	11.5		
OVI O Delev	tova o per	Delay to GATE high	7	10.7	12.7		
OVLO Delay	tovlo_del	Delay to GATE low	5.5	9.3	11.5	μS	
FB Delay	tfb del	Delay to PG high (FB and GATE_HI TRUE)	70	100	160	μs	
	_	Delay to PG low	7	11.5	13.5		
Current Limit Response Time	tCL	VIN_K-SENSE stepped from 0 to 80mV; CL = GND, time to GATE-OUT<2V, Cgs = 0nF		5	20	μs	
Circuit Breaker Response Time	VIN_K-SENSE stepped from 0 to 150 mV, time to GATE-OUT<2V, no load, CB threshold = 50mV		1	0.35	0.5	μS	
Fault to GATE Low Delay	tFAULT_DEL	TIMER pin reaches the upper threshold		2	4	μS	





15 Typical Characteristics Curves


Unless otherwise stated, the following conditions apply: V_{IN} = 48V, T_J = 25°C.































2025


May

RTQ1950 DS-00

17



16 Typical Application Circuit





17 Application Information

(Note 15)

17.1 Overview

The RTQ1950 inline power protection controls inrush current when inserting an add-in-card or circuit card into a live (so called "hot") backplane power source. The controlled inrush current prevents voltage sagging on the backplane supply voltage as well as high dV/dt surge on the load. Similarly, when removing an add-in-card from a source, a controlled shutdown is implemented to prevent flash arc and possible damage.

In addition to a controlled hot swapping in/out of a power source, the RTQ1950 provides fast and accurate responses to various faults during operation. A high-resolution current limit with sense voltage programmability of 10mV to 55mV provides first-level fault/overcurrent protection, while the sub-µs response time to short circuit faults ensures the external series-pass MOSFET will not get damaged. In addition to the current limit, the RTQ1950 provides programmable MOSFET safe operating area (SOA) protection (known as power limit) that accurately monitors and controls the maximum power dissipation in the MOSFET within its SOA limits. A hardware adjustable fault timer avoids false trips and limits the duration of overload events. If the current/power limit still exists at the end of the fault timer period, the RTQ1950 shuts down the series-pass MOSFET and follows an adjustable RETRY for the selection of the number of retries. In the event of a system shutdown, the smart reboot command provides a programmable reboot time of up to 65s. MOSFET health warning and detection algorithms monitor the MOSFET even when it is fully enhanced. Programmable undervoltage lockout (UVLO) and overvoltage lockout (OVLO) shuts down the RTQ1950 when the input voltage is outside the normal operating region. Remote temperature sensing with adjustable warning/shutdown thresholds allows the RTQ1950 to protect and monitor the most critical systems.

For monitoring purposes, the RTQ1950 measures real-time power, voltage, current, temperature, and fault data and transmitting this information via an I2C/SMBus interface with a PMBus compliant command structure. Precision telemetry enables intelligent power management functions (e.g. Intel PROCHOT output), power optimization and early fault detection. The RTQ1950 also improves system diagnostics with adjustable telemetry averaging and peak power measurement.

17.2 Input Voltage and Filtering

The RTQ1950 draws power from VIN, and this pin can be filtered from the primary input supply using an R-C network, as shown in <u>Typical Application Circuit</u>. A time constant of several tens of microseconds should be sufficient. While the Absolute Maximum Rating (AMR) of the difference between VIN and VIN_K is ±60V, the differential voltage should be temporary. This is the case when power is first applied to VIN_K and VIN through the R-C filter or when a fault occurs resulting in an inductive spike on VIN_K while VIN remains filtered. However, the internal RTQ1950 charge pump is connected to VIN, so VGS of the external MOSFET will be reduced by (VIN_K-VIN). Therefore, it is important that the differences between VIN and VIN_K are transient and kept under ±1V during normal operation.

17.3 Current Sense Inputs

The RTQ1950 measures the load current by sensing the voltage across the external current sense resistor Rsns (V_{VIN}_K - V_{SENSE}). To avoid instability in current loop control, it is recommended that the Rsns value be no higher than $200m\Omega$. For designs that require multiple sense resistors in parallel, care must be taken in the layout and connection of these resistors to minimize the effect of imbalance.




Figure 2. Connection of Sense Resistor to Hotswap Controller

17.4 Current Limit

When the voltage across the external current sense resistor Rsns (VVIN_K-VSENSE) exceeds the threshold set by VCL (hardware setting or programmed via PMBus), the RTQ1950 controls the GATE voltage to quickly limit the output current to ILIMIT=VCL/Rsns and the device goes into current limit mode. The fault timer is activated and charges the CTIMER using 75µA current source as described in Fault Timer section. If the current in the MOSFET drops below the ILIMIT threshold before fault timer reaches the Fault Timeout Period set by CTIMER (TIMER pin reaches 3.8V), the RTQ1950 resumes normal operation. Otherwise, the IIN_OC_Fault bit in STATUS_INPUT (7Ch) will assert, PG will deassert and the \$\overline{SMBA}\$ pin will be asserted and the RTQ1950 moves to the RETRY phase. \$\overline{SMBA}\$ alerts can be disabled using the ALERT_MASK (D8h) register. The current-limit threshold voltage can be set by the CL pin (15mV if CL=VREF, 26mV if CL=VDD and 50mV if CL=GND) or overridden by setting relevant bits in the DEVICE_SETUP (D9h) and MFR_CL_THRESHOLD (F0h) registers (10 to 55mV with 1mV increments).

17.5 Power Limit

To protect the external MOSFET SOA with only the current limit feature, it is necessary to set the fault timeout period short enough so that the MOSFET SOA is not exceeded during fault conditions such as a short circuit where Vds is very high. A short timeout period forces the system to shutdown prematurely during normal load transient current limit scenarios. Alternatively, a MOSFET with a higher SOA curve can be chosen to alleviate this issue with the downside of overdesigning the system. The MOSFET SOA curve indicates the amount of power it can dissipate for a given amount of time before the junction temperature reaches its maximum value.

The RTQ1950 implements a better solution which is a power limit feature that accurately limits the maximum power dissipation in the external MOSFET. The power dissipation is calculated by multiplying the current in Rsns and the voltage across the MOSFET (VSENSE – VOUT), and comparing with the programmed power limit threshold set by the PWR pin resistor (RPWR):

$$P_{LIM} = \frac{(R_{PWR} \times 7 \times 10^{-6} + 0.043)}{R_{SNS}}$$

As the PLIM is proportional to RPWR (for the same RSNS value), during a fault scenario where RPWR is open, the power dissipation in the external MOSFET could be significant and lead to damage. The RTQ1950 has an open-RPWR detection feature that stops current flow if RPWR≥135KΩ. When the dissipated power reaches the power limit threshold, the RTQ1950 regulates the GATE voltage to limit the current (and hence the power dissipation) in the MOSFET, and the fault timer begins. If the power limit exists longer than the Fault Timeout Period, the RTQ1950 turns off the MOSFET using 4.8mA pulldown current, and the IIN_OC_Fault bit in the STATUS_INPUT (7Ch) register, the INPUT_STATUS bit in the STATUS_WORD (79h) register, and the IIN_OC/PFET_OP_FAULT



bit in the READ_DIAGNOSTIC_WORD (E1h) register is toggled high, and the SMBA pin is asserted unless this feature is disabled using the ALERT MASK (D8h) register.




Figure 3. Current/Power Limit Mode in Normal Operation Load Step

17.6 Circuit Breaker

In a scenario such as an output short circuit when the current in Rsns exceeds the ILIMT threshold faster than the current limit control loop can respond, the RTQ1950 protects the system using a circuit breaker (CB) mechanism. The circuit breaker mechanism is activated when the voltage across Rsns exceeds the threshold set as Vcb. The circuit breaker current is determined by:

$$I_{CB} = \frac{V_{CB}}{R_{SNS}}$$

In this event the RTQ1950 switches off the MOSFET using a 200mA GATE pull down current. When the voltage across Rsns falls below the VCB threshold, the 200mA current switches off and the GATE voltage servos based on the current/power limit functions. If the TIMER pin reaches 3.8V (end of Fault Timeout Period) before the current/power limit ends, the RTQ1950 turns off the MOSFET using 4.8mA pulldown current. A circuit breaker event will deassert PG and causes the CB_ FAULT bit to be toggled high in STATUS_WORD (79h), STATUS_OTHER (7Fh), STATUS_MFR_SPECIFIC (80h) and READ_DIAGNOSTIC_WORD (E1h). The SMBA pin is pulled low, and the RTQ1950 moves to the RETRY phase. The SMBA alert can be disabled using the ALERT_MASK (D8h) register. The circuit breaker threshold can be set by relevant bits in the DEVICE_SETUP (D9h) register.






Figure 4. Circuit breaker Mechanism during Normal Operation Short Circuit

17.7 Undervoltage-Lockout (UVLO)

The RTQ1950 enables the external MOSFET when the input voltage (VIN) is within the operating range set by the UVLO and OVLO thresholds. When the voltage at the UVLO pin is less than the UVLO low threshold (VUVLO-L) of 2.48V, the external MOSFET is held off by 4.8mA pulldown current at the GATE. In this condition, the 20μ A current sink at the UVLO pin is enabled to provide hysteresis. As the voltage at the UVLO pin increases beyond the UVLO threshold of 2.48V plus the hysteresis voltage (determined by 20μ A sink and external resistor), the 20μ A current sink is disabled and the external MOSFET is turned on using 20μ A charge pump at the GATE, provided that the insertion time has passed.

After power-up, a UVLO condition causes the INPUT_STATUS bit in the STATUS_WORD (79h) register, the VIN_UV_FAULT bit in the STATUS_BYTE (78h), STATUS_INPUT (7Ch) and READ_DIAGNOSTIC_WORD (E1h) registers to be toggled high and SMBA pin is pulled low unless this feature is disabled using the ALERT_MASK (D8h) register.

17.8 Overvoltage-Lockout (OVLO)

When the voltage at the OVLO pin is higher than the OVLO high threshold (VoVLO-H) of 2.46V, the external MOSFET is held off by 4.8mA GATE pulldown current. In this condition, the 20µA current source at the OVLO pin is enabled to provide hysteresis. As the voltage at the OVLO pin drops below the OVLO threshold of 2.46V minus hysteresis (determined by 20µA current source and external resistor), the external MOSFET is enabled. See the Application Information for information on setting the input OVLO voltage using a resistor divider. An OVLO condition toggles the VIN_OV_FAULT bit in the STATUS_INPUT (7Ch) and READ_DIAGNOSTIC_WORD (E1h) registers, the INPUT_STATUS bit in the STATUS_WORD (79h). The SMBA pin is pulled low unless this feature is disabled using the ALERT_MASK (D8h) register.




Figure 5. VIN UVLO and OVLO Conditions

Different configurations can be used to set the UVLO and OVLO thresholds using resistive dividers. To accurately set all the VIN OVLO (high and low) and UVLO (high and low) thresholds, it is recommended to use dedicated resistive dividers on the UVLO and OVLO pins. However, to reduce the external BOM, the VIN UVLO (high and low) and VIN OVLO (high only) can be set using three resistive dividers as shown below. In this configuration, the VIN OVLO-L (low) is not set in advance.

$$R_1 = \frac{VIN_{UVLO\text{-H}} - VIN_{UVLO\text{-L}}}{20\mu A}$$

$$R_3 = \frac{R_1 \times VIN_{UVLO-L} \times 2.46V}{VIN_{OVLO-H} \times (VIN_{UVLO-L} - 2.48V)}$$

$$R_2 = \frac{2.48V \times R_1}{VIN_{UVLO-L} - 2.48V} - R_3$$

$$VIN_{OVLO-L} = \left(\frac{2.46V}{R_3} - 20\mu A\right) \times (R_1 + R_2) + 2.46V$$




Figure 6. VIN UVLO and OVLO Setting Configuration

RICHTEK

2025

May



Power Good Pin 17.9

Power Good (PG) is an open-drain output indicating the status of the output with the addition of an external pullup resistor. Internal PG circuitry monitors faults, VIN, FB and GATE-OUT voltage to determine the PG pin voltage status. If the FB pin voltage is below the threshold of 2.46V, the PG pin is pulled low. When the voltage at the FB pin increases beyond the threshold (2.46V) and the GATE-OUT voltage is above the 9V threshold (GATE_HI signal), the PG open-drain output is turned off after 100 µs (provided VIN is within the operating range of UVLO and OVLO and no fault exists). Power good is then signaled by the external resistor pulling up on PG. An internal 20μA current source is enabled, sourcing current outside of the pin to create voltage hysteresis (with external resistors) reducing the FB voltage. Typically, VOUT is connected to the FB pin via a resistor divider, although any voltage can be monitored provided it is within the maximum rating of the FB pin. When VIN goes outside of the operating range set by UVLO and OVLO and/or fault is declared and/or the FB pin drops below its threshold, the PG is pulled low after 10 µs. The status of the PG pin can be read through the PMBus interface in either the STATUS_WORD (79h) or READ_DIAGNOSTIC_WORD (E1h) registers.




Figure 7. Power Good Logic Block Diagram

VIN UV	VIN OV	FAULT	FB . GATE_HI	PG	Description
L	L	L	Н	Н	Normal operation
H/L	H/L	H/L	L	L	The FB pin voltage drops below its threshold
Н	L	H/L	H/L	L	The input voltage drops below the UVLO threshold
L	Н	H/L	H/L	L	The input voltage goes above the OVLO threshold
H/L	H/L	Н	H/L	L	Fault is declared

17.10 VDD and VREF Sub-Regulators

The RTQ1950 includes internal sub-regulators to convert the input voltage VIN to 4.9V VDD that is used for internal low voltage circuits and is used as a pull-up supply for external pins such as CL, RETRY, and ADR2-0, if they are tied high. It can also be used as a pull-up supply for SMBus and PG pins. There is a second sub-regulator LDO to convert VDD to VREF of 3V that is used to power internal circuitry. CL and RETRY can be connected to VREF for additional configurations. The VDD and VREF pins are current limited to protect in the event of a short circuit. The VDD and VREF pins should not be loaded by other external circuits due to the limited drive current of the subregulators. Place a 1μF 0603 ceramic capacitor close to the VDD and VREF pins to GND. VREF can be externally pulled low to re-latch the PMBus address and reset PMBus registers.




17.11 Remote Temperature Sensing

The temperature of an external element, such as the series-pass MOSFET, can be measured using either an NPN or PNP transistor connected as a diode (base and collector connected together). If using an NPN transistor, the collector and base need to be shorted together and connected to the DIODE pin of the RTQ1950, and the emitter to the RTQ1950 GND (it is recommended to use a Kelvin connection for the device GND for accurate measurement). Transistors such as MMBT3904 or similar are suitable for use. If using a PNP (MMBT3906 or similar), the collector and base need to be connected to device GND and emitter to the DIODE pin.

In order to measure the series-pass MOSFET temperature, the transistor should be placed as close to the MOSFET as the layout allows. To reduce the effect of noise on the measurement, a 1nF 0603 ceramic capacitor needs to be placed in parallel with DIODE and device GND.

To further reduce the noise, the RTQ1950 has a resistance cancellation feature, making it beneficial to use in noisy environments. It allows a low pass filter to be placed between the RTQ1950 and the remote transistor using two 150Ω resistors and a 1nF capacitor, as shown in the figure below. The series resistance cancelation removes the effect of any resistance in series with the remote transistor. This low-pass filter reduces both common and differential modes noises.






Figure 8. Connection of NPN Sensor to Device

Figure 9. Connection of NPN Sensor through Low-Pass Filter

The RTQ1950 periodically sources $10\mu A$, $60\mu A$ and $160\mu A$ current pulses out of the DIODE pin and measures the temperature by measuring the voltage at the DIODE pin. For accurate temperature measurements, it is required the VIN be in the recommended operating range of 10V to 80V. The temperature can be read using the READ_TEMPERATURE_1 (8Dh) PMBus command. By default, the temperature fault and warning thresholds of the RTQ1950 are set to 256°C and are effectively disabled. These thresholds can be reprogrammed through the PMBus interface using the OT_WARN_LIMIT (51h) and OT_FAULT_LIMIT (4Fh) commands. After the OT fault, the GATE is latched off and requires manual restart. The status of OT fault and warning can be checked using STATUS_WORD (79h), STATUS_TEMPERATURE (7Dh), and READ_DIAGNOSTIC_WORD (E1h). If the temperature measurement and protection capability of the RTQ1950 are not used, the DIODE pin should be grounded.

17.12 MOSFET Health Monitoring

The RTQ1950 monitors the health condition of an external series-pass MOSFET for two different scenarios: FET SHORT and FET BAD. For the FET SHORT scenario, the RTQ1950 checks for a shorted MOSFET condition at the end of the insertion time (PORIT) while the GATE pin is low. If the voltage across RsNs is greater than 4mV or if the MOSFET VDS < 6V FET SHORT is declared. In this condition, the EXT_MOSFET_SHORT bit in the STATUS_MFR_SPECIFIC (80h) and READ_DIAGNOSTIC_WORD (E1h) registers are toggled high and the SMBA pin is asserted unless this feature is disabled using the ALERT_MASK register (D8h).

For the FET BAD scenario, the RTQ1950 checks FET BAD during normal operation after PG is asserted high. FET BAD is detected if the MOSFET gate current exceeds I_{GATE} source current (typically $20\mu A$) or if $V_{DS} > 4.2V$.

RICHTEK

2025

May



If the FET BAD scenario remains for 100ms, PG is pulled low, and the FET_FAULT bit in the STATUS_MFR_SPECIFIC (80h) register is toggled high, and the SMBA pin is asserted unless this feature is disabled using the ALERT_MASK register (D8h). On a FET BAD fault, the GATE is latched off and requires manual restart. FET BAD is disabled while the RTQ1950 is in the active current/power regulation.

17.13 Power-Limit Power-Up Sequence

During start-up, as the input voltage VIN increases, the RTQ1950 initially holds the GATE off using 200mA pulldown current. Once the VIN reaches the POR_IT threshold of 7.8V, the insertion timer starts by charging CTIMER with 4.8µA. At the end of insertion timer (when TIMER voltage reaches 3.8V), the RTQ1950 checks for VIN voltage to be within the UVLO and OVLO operating thresholds, above the UVLO threshold, and for any FET SHORT fault. If there is no fault, the external MOSFET is enabled and CTIMER is quickly discharged with 1.5mA internal current sink.

The external MOSFET is turned on with a $20\mu A$ current source to charge the GATE capacitance. As the MOSFET is turning on and Vout is increasing, the RTQ1950 monitors the inrush current and power dissipation in the MOSFET to actively control the GATE using current/power limit control circuits. When in current/power limit modes (interval t2 and t3), CTIMER is charged using $75\mu A$ current source. If the current/power limit mode ends before the end of the Fault Timeout Period (when TIMER voltage reaches 3.8V), CTIMER is discharged using $2.5\mu A$ current sink and the RTQ1950 resumes normal operation. If the current/power limit mode does not end before the Fault Timeout Period, a fault is declared and the external MOSFET is shut down using 4.8mA current sink at the GATE pin. The GATE pin is latched low until the power-up sequence is initiated again either automatically (RETRY = GND/float) or through external power cycle (RETRY = VDD).




Figure 10. Startup Into Power/Current Limit Mode (No-Load)

May

2025



17.14 Slew Rate Limited Power-Up Sequence

In applications with large maximum load current and/or large output capacitance (Cout), starting into power limit may put significant stress on the external MOSFET and make the design impractical. Larger load current means smaller current sense resistor that leads to larger minimum power limit. And larger load capacitance means longer startup time and therefore a longer timer for faults such as short circuit. This will require a MOSFET with a bigger SOA curve to support high power limits for a longer period of time that may not be practical. To solve this issue, a capacitor from GATE to GND can be used to limit the VOUT slew rate and keep the inrush current (INRUSH) low.

$$C_{GATE} = \frac{I_{GATE}}{I_{INRUSH}} \times C_{OUT}$$

where CGATE is the total GATE capacitance including parasitic capacitances, and IGATE is the GATE pull-up source current of $20\mu A$. A limited slew rate can reduce the stress on the MOSFET by extending the startup time and spreading the power dissipation in the MOSFET for a longer period of time while the timer is off.

During start-up, after VIN has passed POR_EN of 8.6V, the RTQ1950 asserts the DEFAULTS_LOADED bit in the STATUS_MFR_SPECIFIC (80h) to indicate that the volatile memory and device settings are in their default state. The CONFIG_PRESET bit within the READ_DIAGNOSTIC_WORD register (E1h) indicates the default configuration of warning thresholds and device operation and remains high until a CLEAR_FAULTS (03h) command is received.




Figure 11. dV/dt Slew Rate Limited Soft Start (No-Load)



17.15 Gate Control

To charge the external MOSFET gate capacitance, the RTQ1950 sources 20μA current out of the GATE pin with an internal charge pump. The peak voltage of the charge pump is 15V, and in normal operation, the MOSFET's gate-source voltage is held sufficiently above 10V for the lowest RDSON. The GATE-OUT is internally limited to 15.6V to protect the external MOSFET's gate-source oxide from exceeding 20V in transient conditions. In some scenarios, the RTQ1950 needs to discharge the gate charge and modulate or turn off the MOSFET. During start-up, before VIN reaches POR_IT, the GATE is held low using 200mA current sink, and during insertion time, the GATE is held low using 4.8mA current sink. During current/limit modes, the GATE is modulated to keep the current/power within the limits.

17.16 Fault Timer

During current/power limit control, the CTIMER is charged using $75\mu\text{A}$ current source, and the Fault Timeout Period (tFLT) begins. If the current/power modes end before the TIMER pin reaches the upper threshold VTMRH of 3.8V, the CTIMER is discharged by $2.5\mu\text{A}$ current sink and the RTQ1950 resumes operation. Otherwise, a fault is declared, the GATE pin pulls low using 4.8mA current sink, and CTIMER gets discharged using $2.5\mu\text{A}$ current sink. The GATE will be held low until a subsequent restart is performed depending on the $\overline{\text{RETRY}}$ settings. The Fault Timeout Period can be determined by:

$$t_{FLT} = \frac{C_{TIMER} \times V_{TMRH}}{I_{TIMER}} = \frac{C_{TIMER} \times 3.8V}{75 \mu A}$$

17.17 PROCHOT Output

The RTQ1950 has an early warning feature that lets the system management know that the current and/or power is too high so that the system takes proper action, such as reducing the load current. Without proper action, the TIMER will time out and the RTQ1950 will shut down the external MOSFET and the output will decrease to 0V. The warning is provided using the VAUX pin, which can be set as $\overline{\text{PROCHOT}}$ using the relevant bit in the MFR_ADV_CFG_STATUS (F1h) register. The $\overline{\text{PROCHOT}}$ is kept deasserted (pulled high) during insertion time. It asserts 100 μ s after the RTQ1950 enters into power/current limit during normal operation, and deasserts immediately after the power/current limits are over.




Figure 12. The PROCHOT Function can be Assigned on the VAUX Pin using PMBus

17.18 Restart and Cooldown Time

If RETRY = VDD, no restart will be attempted, and the GATE is pulled low using 4.8mA current until the RTQ1950 is externally restarted by either power cycling VIN or momentarily pulling UVLO/EN low. The TIMER_LATCHED_OFF bit in the READ_DIAGNOSTIC_WORD (E1h) register remains high while the latched off condition persists.




Figure 13. Fault Timer and No Restart Attempt, RETRY = VDD

If $\overline{RETRY} = VREF$, the RTQ1950 will restart 8 times, and if $\overline{RETRY} = GND/float$, the RTQ1950 will restart infinitely. Finer restart attempt counts can be selected by setting the appropriate bits in the DEVICE_SETUP (D9h) register. Each restart attempt consists of 8 cycles of the TIMER pin voltage cycling between 3.8V and 1.2V, with the period of each cycle depending on CTIMER. During the restart attempt, the GATE is held low using 4.8mA sink current.

Before each restart attempt, the TIMER pin voltage must fall below 0.3V before the next restart is attempted. After the 8^{th} cycle, and when the TIMER voltage drops <0.3V, the GATE is charged using 20μ A current source,

and the external MOSFET is turned on. If a fault still exists, the same sequence repeats.




Figure 14. Single Restart Attempt, DEVICE_STEUP (D9h [7:5]) = [010]

Fault Timeout






Figure 15. Cooldown Time and VOUT UV RETRY Threshold

In some high power scenarios where the device and external MOSFET temperatures are high and/or large capacitance exists on the output, it may be beneficial to wait, after the 8th restart attempt, to allow the external MOSFET to cool down, and/or the output voltage to drop below a certain threshold before enabling the MOSFET again. The cooldown time after the last restart attempt can be set through the MFR_ADV_COOLDOWN_TIME (F5h) register. And the output voltage threshold where the part will not restart until the VOUT drops below it can be set using VOUT_UV_RETRY_THRESHOLD (EFh).

17.19 Power Cycle

When operating in any state, the RTQ1950 power cycle feature turns off the power flow through the external MOSFET and allows it to turn back on after a certain period. When a power cycle command is issued through the PMBus POWER_CYCLE (FBh) register, the RTQ1950 pulls down the GATE using 4.8mA current and the TIMER pin using 2.5µA current. If the PG is asserted, it will deassert after 10µs. The device then waits for a power cycle time between 0s to 65s defined by the MFR_ADV_PWRCYCLE_TIME (F2H) register. When the timer ends, the RTQ1950 will attempt to restart. An extra condition can be applied before starting the power cycle timer by monitoring the VOUT voltage if it is less than a value defined by VOUT_UV_RETRY_THRESHOLD (EFh). This extra condition can be enabled by setting the relevant bit in the MFR_ADV_CFG_STATUS (F1h) register.






Figure 16. Power Cycle Timing Diagram Example, Restarting Into dV/dt Mode, Time not to Scale

17.20 Enable/Disable, Shutdown and Reset Control

During normal operation, the output can be disabled by pulling the UVLO/EN pin or the OVLO pin below or above their thresholds, respectively. To remotely shut down the load current, the UVLO/EN pin can be pulled low with an open-drain or open-collector device connected to the pin. When UVLO/EN is released, the RTQ1950 enables the GATE. When in a latched-off state after a fault, there are a few ways to manually restart the device, such as toggling UVLO/EN from low to high, power cycling VIN below/above the POR EN threshold, changing the PMBus OPERATION (01h) register from OFF to ON, or power cycling through the POWER_CYCLE (FBh) register. The user-stored register settings data are preserved even after the output is disabled. The output may also be enabled or disabled by using the OPERATION (01h) register.

Note 15. The information provided in this section is for reference only. The customer is solely responsible for the designing, validating, and testing your product incorporating Richtek's product and ensure such product meets applicable standards and any safety, security, or other requirements.

2025

May



18 Functional Register Description

18.1 **PMBus Commands Overview**

Code	Command Name	Description	R/W	Bytes	Default
01h	OPERATION	Hotswap operation enable/disable	RW	1	80h
03h	CLEAR_FAULTS	Clears fault (non-active) and warning bits in all registers	W	0	-
19h	CAPABILITY	Retrieves the device capability	R	1	D0h
43h	VOUT_UV_WARN_LIMIT	Retrieves or stores output undervoltage warning threshold for the VOUT pin measurement	RW	2	0000h
4Fh	OT_FAULT_LIMIT	Retrieves or stores overtemperature fault threshold	RW	2	0FFFh
51h	OT_WARN_LIMIT	Retrieves or stores overtemperature warning threshold	RW	2	0FFFh
57h	VIN_OV_WARN_LIMIT	Retrieves or stores input overvoltage warning threshold	RW	2	0FFFh
58h	VIN_UV_WARN_LIMIT	Retrieves or stores input undervoltage warning threshold	RW	2	0000h
5Dh	IIN_OC_WARN_LIMIT	Retrieves or stores input overcurrent warning (mirror of command D3h)	RW	2	0FFFh
78h	STATUS_BYTE	Retrieves information about device operating status	R	1	00h
79h	STATUS_WORD	Retrieves information about device operating status	R	2	0000h
7Ah	STATUS_VOUT	Retrieves information about device output voltage status	R	1	00h
7Ch	STATUS_INPUT	Retrieves information about device input status	R	1	00h
7Dh	STATUS_TEMPERATURE	Retrieves information about temperature status	R	1	00h
7Eh	STATUS_CML	Retrieves information about communication status	R	1	00h
7Fh	STATUS_OTHER	Retrieves other status information	R	1	00h
80h	STATUS_MFR_SPECIFIC	Retrieves information about external MOSFET fault and device circuit breaker and internal die temperature	R	1	10h
86h	READ_EIN	Retrieves energy monitoring measurement	R	6	00h 00h 00h 00h 00h 00h
88h	READ_VIN	Retrieves input voltage measurement	R	2	0000h
89h	READ_IIN	Retrieves input current measurement (mirror of command D1h)	R	2	0000h
8Bh	READ_VOUT	Retrieves output voltage measurement	R	2	0000h
8Dh	READ_TEMPERATURE_ 1	Retrieves temperature measurement from DIODE pin	R	2	0000h
8Eh	READ_TEMPERATURE_ 2	Retrieves internal die temperature measurement	R	2	00h
97h	READ_PIN	Retrieves average input power measurement (mirror of command D2h and DFh)	R	2	00h
98h	PMBUS_REVISION	Retrieves PMBus revision	R	1	22h
99h	MFR_ID	Retrieves manufacturer ID	R	3	"RTK"
9Ah	MFR_MODEL	Retrieves part number	R	8	"RTQ19 50\0"
9Bh	MFR_REVISION	Retrieves part revision	R	2	"01"
D0h	READ_VAUX	Retrieves AUX pin voltage measurement	R	2	0000h
D1h	READ_IIN	Mirror of 89h	R	2	0000h
D2h	READ_PIN	Mirror of 97h and DFh	R	2	0000h



Code	Command Name	Description	R/W	Bytes	Default
D3h	MFR_IIN_OC_WARN_LI MIT	Retrieves or stores input current warning threshold (mirror of command 5Dh)	RW	2	0FFFh
D4h	PIN_OP_WARN_LIMIT	Retrieves or stores input power limit warning threshold	RW	2	0FFFh
D5h	READ_PIN_PEAK	Retrieves peak input power measurement	R	2	0000h
D6h	CLEAR_PIN_PEAK	Clears the peak power measurement register	W	0	-
D7h	GATE_MASK	Allows to disable MOSFET shutdown for different faults	RW	1	00h
D8h	ALERT_MASK	Retrieves or stores user SMBA fault mask	RW	2	FD20h
D9h	DEVICE_SETUP	Retrieves or stores device settings about RETRY attempts, CL settings and CB ratio	RW	1	00h
DAh	BLOCK_READ	Retrieves most recent telemetry and diagnostic information		12	0880h 0000h 0000h 0000h 0000h 0000h
DBh	SAMPLES_FOR_AVG	Number of samples to be averaged (AVG=2^SAMPLES_FOR_AVERAGE). Also the average register update period (ms). Range from 00h to 0Ch.	RW	1	08h
DCh	READ_AVG_VIN	Retrieves average input voltage measurement	R	2	0000h
DDh	READ_AVG_VOUT	Retrieves average output voltage measurement	R	2	0000h
DEh	READ_AVG_IIN	Retrieves average input current measurement	R	2	0000h
DFh	READ_AVG_PIN	Retrieves average input power measurement (mirror of command 97h and D2h)	R	2	0000h
E0h	BLACK_BOX_READ	Retrieves telemetry and diagnostic data latched on the first assertion of SMBA	R	12	0000h 0000h 0000h 0000h 0000h
E1h	READ_DIAGNOSTIC_WO RD	MFR specific parallel of the STATUS_WORD to convey all FAULT/WARN data in a single transaction	R	2	0880h
E2h	AVG_BLOCK_READ	Retrieves most recent average telemetry and diagnostic information in a single transaction	R	12	0880h 0000h 0000h 0000h 0000h
EDh	READ_IIN_PEAK	Records or retrieves the peak value of READ_IIN	RW	2	0000h
EEh	READ_IIN_MIN	Records or retrieves the minimal value of READ_IIN	RW	2	0FFFh
EFh	VOUT_UV_RETRY_THR ESHOLD	Retrieves or stores the voltage value that VOUT has to drop below it before retry can be attempted	RW	2	0FFFh
F0h	MFR_CL_THRESHOLD	Retrieves or stores the CL threshold in mV	RW	1	00h
F1h	MFR_ADV_CFG_STATUS	Configures the device settings	RW	2	00h
F2h	MFR_ADV_PWRCYCLE_ TIME	Retrieves or stores the duration of power cycle timer	RW	2	2710h
F3h	MFR_ADV_RETRY_TIME OUT	Retrieves or stores the time limit duration of fault retry	RW	2	0000h
F5h	MFR_ADV_COOLDOWN _TIME	Retrieves or stores the cooldown time in ms before each subsequent retry attempt	RW	2	0000h



Code	Command Name	Description		Bytes	Default
F6h	MFR_TELEM_CFG	Configures the device telemetry settings	RW	2	005Fh
F9h	MFR_HOTSWAP_STATU S	Retrieves the current status of hotswap	RW	3	00000Fh
FBh	POWER_CYCLE	Causes the hotswap to shut down and remain off for the period defined by F2h	WO	0	-



18.2 Data Format for Reading and Writing Telemetry and Fault/Warning Thresholds

The RTQ1950 uses the DIRECT format to read and write telemetry data and warning/fault thresholds, as described in section 7.4.1 of PMBus Power System Management Protocol Specification 1.4 (Part II). Conversion of current, temperature, voltage, and power from DIRECT format to real-world units is performed by the host system using the appropriate coefficients listed in the table below and using the following equation:

$$X = \frac{1}{m} (Y \times 10^{-R} - b)$$

where

- X, is the calculated, real-world value in the appropriate units (A, V, °C, W)
- m, the slope coefficient, is a two-byte, two's complement integer
- Y, is a two-byte, two's complement integer received from the PMBus device
- b, the offset, is a two-byte, two's complement integer
- R, the exponent, is a one-byte, two's complement integer

Commands	Condition	Format	Bytes	m	b	R	Unit
VIN_OV_WARN_LIMIT							
VIN_UV_WARN_LIMIT		DIRECT	2	4617	-140	-2	V
READ_VIN		DIINEOT	2	4017	-140	-2	•
READ_AVG_VIN							
READ_VOUT							
READ_AVG_VOUT		DIRECT	2	4602	500	-2	V
VOUT_UV_WARN_LIMIT			_			_	-
VOUT_UV_RETRY_THRESHOLD							
READ_VAUX		DIRECT	2	13774	73	-1	V
READ_IIN							
READ_AVG_IIN							. (1)
READ_IIN_PEAK	CL<33mV	DIRECT	2	15076	-503.9	-2	A ⁽¹⁾
READ_IIN_MIN							
IIN_OC_WARN_LIMIT							
READ_IIN							
READ_AVG_IIN READ IIN PEAK	CL≥33mV	DIRECT	2	7645	100	-2	A ⁽¹⁾
READ IIN MIN	CL233IIIV	DIKECI	2	7043	100	-2	A
IIN_OC_WARN_LIMIT							
READ PIN							
READ AVG PIN							
PIN_OP_WARN_LIMIT	CL<33mV	DIRECT	2	1701	-4000	-3	W ⁽¹⁾
READ PIN PEAK							
READ PIN							
READ_AVG_PIN	01.00.14	DIDECT			00=	•	347(4)
PIN_OP_WARN_LIMIT	CL≥33mV	DIRECT	2	860.6	-965	-3	W ⁽¹⁾
READ_PIN_PEAK							
OT_FAULT_LIMIT							
OT_WARN_LIMIT		DIRECT	2	16000	0	-3	°C
READ_TEMPERATURE_1		DIKEUI		10000	U	-ა	
READ_TEMPERATURE_2							

 ${\bf Copyright} @ 2025 \ {\bf Richtek\ Technology\ Corporation}. \ {\bf All\ rights\ reserved}.$

RICHTEK is a registered trademark of Richtek Technology Corporation.



Note 16. Marked with $^{(1)}$ indicates: The coefficients listed for power/current measurements are normalized based on R_{SESNE} of $1m\Omega$.

For registers that accept writing data, the same coefficients can be used to determine the Y value from real-world data as follows:

 $Y = (mX+b) \times 10^R$

where

- X, is the calculated, real-world value in the appropriate units (A, V, °C, W)
- m, the slope coefficient, is a two-byte, two's complement integer
- Y, is a two-byte, two's complement integer received from the PMBus device
- b, the offset, is a two-byte, two's complement integer
- R, the exponent, is a one-byte, two's complement integer

18.3 PMBus Address Lines (ADR0, ADR1, and ADR2)

The tri-state address lines of ADR0, ADR1, and ADR2 can be set to high (VDD), low (connect to GND), or left floating (high impedance Z) to select one of the 27 addresses for communicating with the RTQ1950, as shown in the table below. Each address is 7-bit (bits 0 to 6), with the eighth bit being the read/write bit.

ADR2	ADR1	ADR0	Decoded Address
Z	Z	Z	40h
Z	Z	GND	41h
Z	Z	VDD	42h
Z	GND	Z	43h
Z	GND	GND	44h
Z	GND	VDD	45h
Z	VDD	Z	46h
Z	VDD	GND	47h
Z	VDD	VDD	10h
GND	Z	Z	11h
GND	Z	GND	12h
GND	Z	VDD	13h
GND	GND	Z	14h
GND	GND	GND	15h
GND	GND	VDD	16h
GND	VDD	Z	17h
GND	VDD	GND	50h
GND	VDD	VDD	51h
VDD	Z	Z	52h
VDD	Z	GND	53h
VDD	Z	VDD	54h
VDD	GND	Z	55h
VDD	GND	GND	56h
VDD	GND	VDD	57h
VDD	VDD	Z	58h



ADR2	ADR1	ADR0	Decoded Address
VDD	VDD	GND	59h
VDD	VDD	VDD	5Ah

18.4 PMBus Command Descriptions

18.4.1 Standard PMBus Commands

Operation (01h)

Command Code: 01h

Description: It is a standard PMBus command that switches the MOSFET on and off under host control. It is also used to re-enable the MOSFET after a fault triggered shutdown. Writing an OFF command, followed by an ON command, clears all faults and re-enables the device. Writing only an ON after a fault-triggered shutdown does not clear the fault registers or re-enable the device.

not ciea	OPERATION										
Name					OPER	ATION					
Forma	t				Read/W	rite Byte					
Bits		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Read/V	Vrite	RW	R	R	R	R	R	R	R		
Default Value 0x1 0x00											
Bits	Name			Desci	ription						
				Hot S	wap Enable						
[7]	ON	ON 0 Hot swap output disabled									
				1 Hot	swap outpu	ıt enabled					
[6:0]	Reserved Always reads 0										

CLEAR_FAULTS (03h)

Command Code: 03h

Description: It is a standard PMBus command that resets all stored warning and fault flags and the SMBA signal. If a fault or warning condition still exists when the CLEAR_FAULTS command is issued, the SMBA signal may not clear or re-asserts almost immediately. Issuing a CLEAR_FAULTS command does not cause the MOSFET to switch back on in the event of a fault turnoff; that must be done by issuing an OPERATION command after the fault condition is cleared.

tilo laait	ooriaitiori io	ologiog.												
Name					CLEAR_	FAULTS								
Format					Send	Byte								
Bits		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
Read/W	rite	W	W	W	W W W W									
Default	Value													
Bits	Name			Desc	Description									
NA	CLEAR_F	AULTS			Clears fault and warning bits in all the status registers. Any faults that are still active and not cleared will remain set.									

CAPABILITY (19h)

Command Code: 19	Command Code: 19h													
Description: It is a standard PMBus command that provides some of key capabilities of the RTQ1950 device.														
Name		CAPABILITY												
Format		Read Byte												
Bits	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0												
Read/Write	R													

Copyright © 2025 Richtek Technology Corporation. All rights reserved.

RICHTEK is a registere

is a registered trademark of Richtek Technology Corporation.



Default	Value	0x1	0x2	0x1	0x0					
Bits	Name			Description						
[7]	PEC_SUP	PORT		Packet error co	rection (PEC) support					
[6:5]	MAX_BUS	_SPEED		Maximum bus in speed is 1MHz)	nterface speed. Always reads 2 (maximum bus					
[4]	SMBALER	T_SUPPOR	Т	Always reads 1 (the device does have a SMBA pin and do support the SMBus Alert Response protocol).						
[3:0]	RESERVE	D								

VOUT_UV_WARN_LIMIT (43h)

Command Comman	ode: 43	3h														
Description:	It is a	standa	rd PM	Bus co	mmand	d that a	allows	to se	t and	read	the \	/OUT	unde	rvolta	ge wa	arning
threshold.															_	_
Name						VOU	T_UV	_WAI	RN_LI	MIT						
Format						ļ	Read/	Write	Word							
Bits	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read/Write	R	R R R RW R														
Default		0 0x000														
Value		`				1										
Bits		Name				Descr	iptior	1								
[15:12]		Reserved Reserved														
		VOLIT	. 11// /	VARN	ПМП	Under	_		/arnin	_	resho		-	-	/OUT	pin
[11:0]		T		V/ (1 X1 1 _		measu		nt, ex	press	sed ir	n dire	ct for	mat.	A val	lue of	0 is
						disable	ea.									

OT_FAULT_LIMIT (4Fh)

Command Co	ode: 4F	-h														
Description: I	t is a s	tandard	l PMBu	ıs comr	mand th	nat sets	and r	eads t	the ov	ertem	perat	ure fa	ult det	tection	n thres	shold.
Name						C	T_FA	ULT_	LIMIT							
Format						F	Read/\	Vrite '	Word							
Bits	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read/Write	R	R R RW														
Default Value		0 0xFFF														
Bits		Name Description														
[15:12]		Reserved Reserved														
[11:0]		OT_FAULT_LIMIT Overtemperature fault threshold for the DIODE pin measurement, expressed in direct format.														

OT WARN LIMIT (51h)

·	, ,	,														
Name		OT_WARN_LIMIT														
Format		Read/Write Word														
Bits	Bit 15	it 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0														
Read/Write	R															
Default Value	0 OxFFF															



Bits	Name	Description										
[15:12]	Reserved	Reserved										
[11:0]	OT WARN LIMIT	Overtemperature warning threshold for the DIODE pin										
[11.0]	O1_WARN_LIMIT	measurement, expressed in direct format.										

VIN_OV_WARN_LIMIT (75h)

	_															
Command C	ode: 57	7h														
Description:	lt is a s	tandard	d PMBu	is comr	nand th	at sets	and r	eads	the VI	N ove	rvolta	ge wa	arning	thres	hold.	
Name						VIN	_OV_\	WARI	N_LIM	IIT						
Format						F	Read/V	Vrite \	Vord							
Bits	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read/Write	R	R R R RW R														
Default Value	0 0xFFF															
Bits		Name Description														
[15:12]	Reserved Reserved															
[11:0]	VIN_OV_WARN_LIMIT Overvoltage warning threshold for the OVLO pin measurement, expressed in direct format. 0xFFF is disabled															

VIN_UV_WARN_LIMIT (58h)

		<u> </u>														
Command Co	ode: 58	3h														
Description: I	t is a s	tandard	d PMBu	ıs comr	mand th	nat sets	and r	eads	the V	IN und	dervol	tage v	warnir	ng thre	eshold	l.
Name						VIN	_UV_'	WARI	N_LIM	1IT						
Format						F	Read/\	Vrite '	Word							
Bits	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read/Write	R	R R R RW R														
Default Value		0 0x000														
Bits		Name Description														
[15:12]		Reserved Reserved														
[11:0]		VIN_UV_WARN_LIMIT Undervoltage warning threshold for the EN/UVLO pin measurement, expressed in direct format. 0x000 is disabled														

IIN_OC_WARN_LIMIT (5Dh)

Command C	ode: 5Dh It is a standard PMBus command that sets and reads the input overcurrent warning threshold.															
Description:	lt is a s	tandar	d PMBu	is comr	nand th	at sets	and re	ads t	he inp	out ove	ercurr	ent w	arning	thres	shold.	
Name						IIN_	OC_V	/ARN	_LIMI	Т						
Format						R	ead/V	/rite V	Vord							
Bits	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read/Write	R	R R R RW R														
Default Value		0 0xFFF														
Bits		Name				Descri	ption									
[15:12]	Reserved Reserved															
[11:0]	IIN_OC_WARN_LIMIT IRSNS overcurrent warning, expressed in direct format. A value of 0xFFF disables. This is a mirror of command D3h															



STATUS_BYTE (78h)

Comma	and Code: 78	h											
Descrip	tion: The ST	ATUS_BYT	E comman	d returns or	ne byte of in	nformation v	vith a summ	nary of the r	most critical				
faults.		1											
Name					STATU	S_BYTE							
Format	t				Read	d Byte							
Bits		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
Read/V	Vrite	R	R	R	R	R	R	R	R				
Default	t Value	0x0	0x0	0:	0x0 0x0 0x0 0x0 0x0								
Bits	Name			Desc	ription								
[7]	RESERVE	SERVED											
		Hot swap gate is off. This bit is live.											
				0: The	e hot swap (gate drive o	utput is ena	ıbled.					
[0]	LIOTOMA	0.000		1: The	e hot swap	gate drive	output is di	sabled, and	the GATE				
[6]	HOTSWAF	2_OFF			•				xample, an				
									off, and an				
					•		•		use of the				
[5:4]	RESERVE	:D		OPER	RATION con	iiiiaiiu lu ll	iiii iiie outp	ut on.					
[3]	VIN_UV_FAULT A VIN UV fault has occurred												
[2]	TEMP_FA				perature fa			rrea					
[1]	CML_FAU	CML_FAULT A communication fault has occurred											
[0]	NONEABO	OVE_STATI	JS	A faul	t or warning	not listed i	n bits [7:1] I	nas occurre	d				

STATUS_WORD (79h)

	ommand Code: 79h															
Command Comman			hvtes	of info	rmation	with a	a siim	marv	of the	- unit	's fau	lt cor	ndition	Rase	ed or	the
information in			•					•								
Name						Ç	STATU	JS_W	ORD							
Format							Rea	ad Wo	⁻ d							
Bits	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read/Write	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Default Value	0															
Bits		Name Description														
[15]		VOUT	_STAT	US		An out	put vo	ltage	fault c	or war	ning h	as oc	currec	l		
[14]		Reser	ved													
[13]		INPUT	_STA	ΓUS		An inp	ut volt	age o	curre	ent fau	ult has	occu	rred			
[12]		MFR_	SPECI	FIC		A STA		_MFR_	_SPE	CIFIC	fault	has	occui	rred o	other	than
[11]		POW	ER_GC	OOD		The P	ower (Good s	ignal	has b	een n	egate	d			
[10]		Reserved														
[9]		CB_Fa	ault		_	Circuit	break	er fau	lt trigg	gered				•		
[8:7]		CB_Fault Circuit breaker fault triggered Reserved														



[6]	HOTSWAP_OFF	Hot swap gate is off. This bit is live. 0: The hot swap gate drive output is enabled. 1: The hot swap gate drive output is disabled, and the GATE pin is pulled down. This can be due to, for example, an overcurrent fault that causes the device to latch off, and undervoltage condition on the UV pin, or the use of the OPERATION command to turn the output off.
[5:4]	Reserved	
[3]	VIN_UV_FAULT	A VIN UV fault has occurred
[2]	TEMP_FAULT	A temperature fault or warning has occurred
[1]	CML_FAULT	A communication fault has occurred
[0]	NONEABOVE_STATUS	A fault or warning not listed in bits [7:1] has occurred

STATUS_VOUT (7Ah)

0	ommand Code: 7Ah											
Descript	ion: Returns	one data b	yte with co	ntents as fo	ollows.							
Name					STATU	S_VOUT						
Format					Read	Byte						
Bits		Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0										
Read/W	rite	ite R R R R R R										
Default	Value	0>	(Ο	0x0			0x0					
Bits	Name			Desc	ription							
[7:6]	RESERVE	/ED										
[5]	VOUT_UV	_WARN										
[4:0]	RESERVED											

STATUS_INPUT (7Ch)

Comma	and Code: 70	de: 7Ch eturns one data byte with contents as follows.												
Descrip	otion: Returns	one data b	one data byte with contents as follows. STATUS_INPUT											
Name					STATUS	S_INPUT								
Format	t				Read	d Byte								
Bits		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
Read/V	Vrite	R	R	R	R	R	R	R	R					
Default	t Value	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0					
Bits	Name		Description											
[7]	VIN_OV_F	AULT	LT A VIN OV fault has occurred											
[6]	VIN_OV_V	VARN		A VIN	OV warning	g has occur	red							
[5]	VIN_UV_V	VARN		startu		ared to 0 a	fter the first	time the in	llts to 1 on put voltage					
[4]	VIN_UV_F	AULT		A VIN	UV fault ha	as occurred								
[3]	RESERVE	.D												
[2]	IIN_OC_F	AULT	JLT An IIN OC fault has occurred											
[1]	IIN_OC_W	/ARN		An III	OC warnin	ng has occu	rred							
[0]	PIN_OP_V													



STATUS_TEMPERATURE (7Dh)

	Command Code: 7Dh												
Comma	Command Code: 7Dh Description: Returns one data byte with contents as follows.												
Descrip	tion: Returns	one data b	yte with co	ntents as fo	llows.								
Name				S	TATUS_TE	MPERATU	RE						
Format					Read	d Byte							
Bits													
Read/W	/rite	R R R R R R R											
Default Value 0x0 0x0 0x0													
Bits	Name			Desc	ription								
[7]	OT_FAULT Description An OT fault has occurred. If STATUS_MFR_SPECIFIC.INT_OT_TEMP_FAULT is also set, then this OT_FAULT was an internal die temp fault. Otherwise, an external OT_TEMP_FAULT was observed.												
[6]	OT_WARN	I		An O	T warning h	as occurred							
[5:0]	RESERVED												

STATUS_CML (7Eh)

Comma	nd Code: 7E	h										
Descript	ion: Returns	one data b	yte with co	ntents	as fol	lows.						
Name						STATU	IS_CML					
Format						Read	d Byte					
Bits		Bit 7	Bit 6	Bit	t 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Read/W	Read/Write R R R R R R											
Default Value 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0									0x0			
Bits	Name			I	Description							
[7]	INVALID_0	CMD			An inv	alid or unsu	apported co	ommand wa	s received			
[6]	INVALID_0	DATA		I	Invalid	or unsupp	orted data	was receive	d			
[5]	PEC_ERR	OR			Packe	t error chec	k failed					
[4:2]	P] RESERVED											
[1]	MISC_COI	M_FAULT			A miso	cellaneous	communica	ation fault ha	as occurred			
[0]	MEM_ERROR An OTP eFuse uncorrectable ECC error has occurred											

STATUS_OTHER (7Fh)

Comma	and Code: 7F															
Descrip	tion: Returns	one data b	ne data byte with contents as follows.													
Name					STATUS	_OTHER										
Format	t				Read	d Byte										
Bits		Bit 7														
Read/V	Vrite	R	R R R R R R													
Default	t Value	0:	x0	0x0			0x0									
Bits	Name			Desc	ription											
[7:6]	RESERVE	D	·													
[5]	CB_FAUL1	Γ		A cir	cuit breaker f	fault has oc	curred									
[4:0]	RESERVE	D														



STATUS_MFR_SPECIFIC (80h)

	and Code: 80h											
Comma	nd Code: 80	h										
Descript	ion: Returns	one data b	yte with co	ntents as fo	llows.							
Name				S	TATUS_MF	R_SPECIF	IC					
Format					Read	Byte						
Bits		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Read/W	rite	R	R	R	R	R	R	R	R			
Default	Value											
Bits	Name	a company										
[7]	CB_FAULT	Γ		A circ	uit breaker f	ault has oc	curred					
[6]	EXT_MOS	FET_SHOR	RT	Exterr	nal MOSFE	Γ shorted fa	ult					
[5]	FET_FAUL	_T		Vds o	r Vgs FET E	BAD fault						
[4]	DEFAULTS	S_LOADED			efault config F is pulled	•	been load	ed. Set on p	oower up or			
[3]	PROCHOT	HOT Sets if PROCHOT is asserted. Cannot assert SMBAlert#										
[2]	INT_OT_T	EMP_FAUL	.T	Set if	internal die	temp excee	ds 150C.					
[1:0]	RESERVE											

READ_EIN (86h)

Commo	nand Code: 86h ription: Returns 6 bytes of information that can be used to calculate the input power on the device.											
						_						
Descript	ion: Returns	s 6 bytes of inf	formation that c	an be used to	calculate the in	put power on the	e device.					
Name				RE	AD_EIN							
Format				Blo	ck Read							
Bits		Byte5	Byte4	Byte3	Byte2	Byte1	Byte0					
Read/W	rite	R R R R R										
Default	Value	e 0x0 0x0 0x0 0x0 0x0 0x0										
Bits	Name		Description									
[47:24]	SAMPLE_	COUNT	_	ed integer that s input power.	counts the num	nber of samples	of the					
[23:16]	ROLLOVE	OLLOVER_COUNT Unsigned integer byte that indicates the number of times the accumulator has rolled over from its maximum positive unsigned integer (7FFFh) to 0.										
[15:0]	ENERGY_COUNT Accumulator output that continuously sums samples of the instantaneous input power.											

READ_VIN (88h)

Command Co	Command Code: 88h														
Description: F	Return	s the m	easur	ed valu	e of the	input v	oltage/	€.							
Name							RE	AD_VI	N						
Format							Rea	ad Wo	rd						
Bits	Bit 15	15 Bit 14 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 7 6 Bit 5 4 Bit 3 Bit 2 Bit 1 Bit 0													
Read/Write	R														
Default Value		0)							0	١				
Bits	Name Description														
[15:12]	RESERVED														
[11:0]	READ_VIN 12-bit unsigned number, expressed in direct format														



READ_IIN (89h)

Command C	ode: 89	9h													
Description:	Return	s the m	easure	ed value	of the	input o	urrent								
Name							RE	AD_II	N						
Format	Read Word														
Bits	Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0														
Read/Write	R R R R R R R R R R R R R R R R														
Default Value		()							0					
Bits	Name Description														
[15:12]	RESERVED														
[11:0]	READ_IIN 12-bit unsigned number, expressed in direct format														

READ_VOUT (8Bh)

_	. ,															
Command C	ode: 8E	3h														
Description:	Return	s the m	easure	d value	of the	output	voltag	e.								
Name							REA	D_VO	UT							
Format	Read Word Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0															
Bits	Bit 15	Sit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0														
Read/Write	R															
Default Value		(0							0						
Bits		Name				Descr	iption									
[15:12]		RESE	RVED													
[11:0]		READ	_VOUT	Γ		12-bit	unsigr	ned nu	mber	, ехрі	essec	d in dir	ect for	rmat.		

READ_TEMPERATURE_1 (8Dh)

Command Comman	ode: 8l	Oh														
Description: I	Return	s the si	gned va	alue of	the tem	peratu	e mea	asured	by th	ne ext	ernal t	empe	rature	sense	e diod	e.
Name						READ	D_TEN	/IPER/	ATUR	E_1						
Format		Read Word Rit 15 Rit 14 Rit 13 Rit 12 Rit 11 Rit 10 Rit 9 Rit 8 Rit 7 Rit 6 Rit 5 Rit 4 Rit 3 Rit 2 Rit 1 Rit (
Bits	Bit 15	it 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0														
Read/Write	R															
Default Value								0								
Bits	Na	ame				Descr	iption	l								
[15:0]	RI	EAD_TI	EMPER	ATURI	≣_1	16-bit 0xF00	•			expre	essed	in di	rect fo	ormat,	limite	ed to



READ_TEMPERATURE_2 (8Eh)

—		_	• ,													
Command C	ode: 8E	Ξh														
Description:	Return	s the sig	gned va	alue of	the me	asured	interna	al die t	empe	erature	€.					
Name						REA	D_TEN	JPER	ATUR	E_2						
Format							Rea	ad Wo	rd							
Bits	Bit 15	it 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0														
Read/Write	R															
Default Value		R R R R R R R R R R														
Bits	Na	ame				Descr	iption									
[15:0]	RE	EAD_TE	EMPER	ATURI	≣_2	Interna 16-bit 0xF00	signe	d nun		expre	essed	in di	rect fo	ormat,	limite	ed to

READ PIN (97h)

KEAD_1 IIV (,															
Command C	ode: 97	7h														
Description:	Return	s the m	easure	d value	of the	input p	ower.									
Name							RE	AD_PI	N							
Format	Read Word Rit 15 Rit 14 Rit 13 Rit 12 Rit 11 Rit 10 Rit 9 Rit 8 Rit 7 Rit 6 Rit 5 Rit 4 Rit 3 Rit 2 Rit 1 Rit 0															
Bits	Bit 15	Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0														
Read/Write	R															
Default Value		()							0						
Bits		Name				Descr	iption									
[15:12]		RESE	RVED													
[11:0]		READ	_PIN			12-bit	unsigr	ned nu	mber,	expr	essed	in dire	ect for	mat.		

PMBUS_REVISION (98h)

Comma	nd Code: 98	h												
Descrip	tion: Returns	the revision	n of the PM	Bus to whi	ch the devic	e is complia	nt.							
Name					PMBUS_	REVISION								
Format					Read	d Byte								
Bits		Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0												
Read/W	/rite	R	R	R	R	R	R	R	R					
Default	Value		0:	x2			0	x2						
Bits	Name			Desc	ription									
[7:4]	PART_I_R	EVISION	•	Com	oliant to PMI	Bus Part I re	vision 1.2							
[3:0]	PART_II_F	REVISION		Com	oliant to PME	Bus Part II re	evision 1.2							



MFR_ID (99h)

Comma	nd Code: 99	h								
Descrip	tion: Returns	the identification of the	manufacturer.							
Name			MFR_ID							
Format										
Bits		Byte2	Byte1	Byte0						
Read/W	/rite	R	R	R						
Default	Value		"RTK"							
Bits	Name		Description							
[23:0]	MFR_ID		ASCII string identifying manu	facturer as Richtek (RTK).						

MFR_MODEL (9Ah)

	. ,															
Commai	nd Code: 9A	ιh														
Descript	ion: Returns	the manufa	acturer's mo	odel nu	ımber											
Name						MFR_N	MODEL									
Format			Block Read													
Bits		Byte7														
Read/W	rite	R	R	R		R	R	R	R	R						
Default	Value					"RTQ1	1950\0"									
Bits	Name			D	Descri	iption										
[63:0]	MFR_MOD	EL		А	SCII	string ident	ifying mode	as RTQ19	950.							

MFR_REVISION (9Bh)

Command Co	de: 9Bh										
Description: F	Returns	the manufacturer's revisio	n number.								
Name			MFR_F	REVISION							
Format		Block Read									
Bits		Byte 1		Byte 0							
Read/Write		R		R							
Default Value	е	30h, "0	,,	31h, "1"							
Bits	Name		Description								
[15:0]	MFR_	REVISION	ASCII string identi	fying hardware revision.							



18.4.2 MFR Specific PMBus Commands

READ_VAUX (D0h)

Command C	ode: D	0h														
Description:	Return	s the m	easure	d value	of VAI	JX.										
Name							REA	D_VAI	JX							
Format							Rea	ıd Wor	ď							
Bits	Bit 15	it 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0														
Read/Write	R															
Default Value		()							0						
Bits		Name				Descr	iption									
[15:12]		RESE	RVED													
[11:0]		READ	_VAUX			12bit ι	ınsign	ed nur	nber,	expre	essed	in dire	ect form	nat.		

READ_IIN (D1h)

Command C	odo: D	1h														
Description:	Returns	s the m	easure	ed value	e of the	input c	urrent									
Name							RE	EAD_II	N							
Format	Read Word Rit 15 Rit 14 Rit 13 Rit 12 Rit 11 Rit 10 Rit 9 Rit 8 Rit 7 Rit 6 Rit 5 Rit 4 Rit 3 Rit 2 Rit 1 Rit 0															
Bits	Bit 15	Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0														
Read/Write	R															
Default)							0						
Value			<i></i>							U						
Bits		Name				Descr	iption									
[15:12]		RESE	RVED	•						•		•		•		
[11:0]		READ	_IIN			Mirror	of 89h)								

READ_PIN (D2h)

Command C	ode: D	2h														
Description:			easure	d value	of the i	input po	wer.									
Name							RE	AD_PI	N							
Format		Read Word Rit 15 Rit 14 Rit 13 Rit 12 Rit 11 Rit 10 Rit 9 Rit 8 Rit 7 Rit 6 Rit 5 Rit 4 Rit 3 Rit 2 Rit 1 Rit 0														
Bits	Bit 15	it 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0														
Read/Write	R															
Default			0							0						
Value										0						
Bits		Name				Descr	iption									
[15:12]	•	RESE	RVED		•							•		•		
[11:0]		READ	_PIN			Mirror	of 97h)								



MFR_IIN_OC_WARN_LIMIT (D3h)

	_	-	•												
Command C	ode: D	3h													
Description:	Sets ar	nd reads the ir	nput ov	ercurre	nt warr	ning th	reshol	d.							
Name					MFR_	_IIN_C	C_W	ARN_	LIMIT						
Format						Read/	/Write	Word							
Bits	Bit 15	Bit 14 Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read/Write	Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 RW														
Default		0							0xFF	F					
Value		0							UXII	•					
Bits		Name			Descr	iption	1								
[15:12]		RESERVED													
[11:0]		MFR_IIN_OO	C_WAF	RN_LI	IRSNS 0xFFF Mirror	disab	les.	warni	ng, ex	presse	ed in o	direct 1	format	. A va	lue of

PIN_OP_WARN_LIMIT (D4h)

	_														
Command C	ode: D	4h													
Description:	Sets th	e value of tl	ne input p	ower, i	n watts	, that o	causes	a wa	rning t	hat th	e inpu	ıt pow	er is h	igh	
Name					PIN	N_OP_	_WARI	N_LIM	IIT						
Format						Read	/Write	Word							
Bits	Bit 15	15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0													
Read/Write		R RW													
Default Value		0							0xFF	F					
Bits		Name			Descr	iption									
[15:12]		RESERVED													
[11:0]		PIN_OP_WARN_LIMIT Overpower warning threshold for the VIN × IIN power calculation, expressed in direct format.													

READ_PIN_PEAK (D5h)

Command Comman	ode: D	5h														
Description: I	Return	s the m	aximur	n value	of inp	ut powe	er.									
Name						F	READ.	_PIN_	PEAK							
Format							Re	ad Wo	rd							
Bits	Bit 15	it 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0													Bit 0	
Read/Write		R R														
Default Value	0 0xFFF															
Bits		Name				Descr	iption									
[15:12]	RESERVED															
[11:0]	READ_PIN_PEAK Maximum value for IIN × VIN since reset or last clear, expressed in direct format.															



CLEAR_PIN_PEAK (D6h)

Command Co	ode: D6h
Description: (Clears READ_PIN_PEAK
Name	CLEAR_PIN_PEAK
Format	Send Byte

GATE_MASK (D7h)

		d Code: D7h									
Comma	nd Code: D7	7h									
Descript	ion: This re	gister preve	nts specific	fault condi	itions to turr	off the MO	SFET gate.				
Name					GATE	_MASK					
Format					Read/V	Vrite Byte					
Bits		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Read/W	rite	RW	RW	RW	RW	RW	RW	R	RW		
Default	Value	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0		
Bits	Name			Desc	ription						
[7]	GATE_MA	SK_FETFA	ULT								
[6]	GATE_MA	SK_FETSH	HORT								
[5]	GATE_MA	SK_VIN_U	V_FAULT								
[4]	GATE_MA	SK_VIN_O	V_FAULT								
[3]	GATE_MA	SK_IIN_PF	ET_FAULT	-							
[2]	GATE_MA	SK_OT_F	ULT								
[1]	RESERVED										
[0]	GATE_MA	SK_CB_F	ULT								

ALERT_MASK (D8h)

Comman																	
Description	on: T	This co	mman	allows	s to co	nfigure	maski	ng SN	IBA fo	r spec	ific fau	ılt or w	/arning	J .			
Name								ALI	ERT_N	ИASK							
Format								Rea	d/Write	e Word	t						
Bits		Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read/Wr	ite	RW	RW	RW	RW	RW	RW	R	RW	RW	RW	RW	RW	RW	RW	RW	RW
Default Value		1	1	1	1	1	1	0	1	0	0	1	0	0	0	0	0
Bits	Naı	me					D	escrip	otion								
[15]	ALE	ERT_M	IASK_'	VOUT_	UV_W	'ARN											
[14]	ALE	ERT_M	IASK_I	IN_LIM	1_WAF	RN											
[13]	ALE	ERT_M	IASK_'	√IN_U\	/_WAF	RN											
[12]	ALE	ERT_M	IASK_'	VIN_O\	/_WAF	RN											
[11]	ALE	ERT_M	IASK_I	POWE	R_NO	r_goc	DD										
[10]	ALE	ERT_M	IASK_0	N_TC	λRN												
[9]	RE	SERVE	ED														
[8]	ALE	ERT_M	IASK_0	OP_LIN	/LWAF	RN											
[7]	ALE	ERT_M	IASK_I	FET_F	AULT												
[6]	ALE	ERT_M	IASK_I	EXT_F	ET_SH	IORT											
[5]	ALI	ERT_M	ASK_\	√IN_U\	/_FAU	LT											
[4]	ALI	ERT_M	IASK_	VIN_O\	/_FAU	LT											
[3]	ALI	ERT_M	IASK_I	IN_PFI	ET_FA	ULT									•		_

Copyright © 2025 Richtek Technology Corporation. All rights reserved.

is a registered trademark of Richtek Technology Corporation.



[2]	ALERT_MASK_OT_FAULT	Masks OT_FAULT and INT_OT_FAULT
[1]	ALERT_MASK_CML_FAULT	
[0]	ALERT_MASK_CB_FAULT	

DEVICE SETUP (D9h)

DEVICE	E_SETUP (D9h) land Code: D9h ption: This command can be used to override pin settings to define the RTQ1950 operation.														
			h				DT04050								
	otion: This co	mmand can	be used to	override		o define the SETUP	KIQ1950	operation.							
Name	<u> </u>														
Format	[D:4 7	D:4 C	D:4 E	1	rite Byte	D:4 0	D:t 4	D:4 0						
Bits	M*4 -	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0						
Read/V			RW		RW	RW	RW	RW	RW						
Default			0x0	1_	0x0	0x0	0x0	0x0	0x0						
Bits	Name				cription										
					= Unlimited F										
				110	= Retry 16 tir	nes									
				101	101 = Retry 8 times										
[7:5]	RETRY_S	FTTING		100	100 = Retry 4 times										
[, .0]	1121111_0			011	011 = Retry 2 times										
				010	010 = Retry 1 times										
				001	= No Retries										
				000	000 = Pin configured retries										
[4]	CL_SETTI	NC		0 = I	0 = High setting (50mV)										
[4]	CL_SETTI	NG .		1 = I	ow setting (2	26mV)									
				0 = I	ow settings	(VcB=50m\	/ for Vc∟≤ 3	2mV, and V	/CB=100mV						
[3]	CBCL RA	TIO		for V	CL≥ 33mV)										
[0]	0502_1				High setting (32mV, and							
					=200mV for \)								
[2]	CL_CONF	IG		0 = Use pin settings											
ļ - -					Jse SMBus s		116 (1.1. 1.16.1								
					_CONFIG is			,	RESHOLD						
[1]	USE_MFR_CL_THRESHOLD MFR_CL_THRESHOLD command sets the CL_THRESHOLD If CL_CONFIG is set to 1 and this bit is 0, then CL_SETTING														
	determines the CL_THRESHOLD.														
[0]	RESEVED	l													

BLOCK_READ (DAh)

Commar	nd Code: [DAh														
Descripti	on: Conca	atenates the	e DIAGN	IOSIS_V	VORD w	ith all th	e input a	ınd outpu	ıt telemet	ry data a	nd temp	erature.				
Name						BLOCK	_READ									
Format						Block	Read									
Bits	Byte 11	Byte 11 Byte 10 Byte 9 Byte 8 Byte 7 Byte 6 Byte 5 Byte 4 Byte 3 Byte 2 Byte 1 Byte 0														
Read/ Write	R															
Default Value	0>	< 00	0x	00	0x	00	0x	00	0x	00	0x0	0880				
Bits	Name				Descri	ption										
[95:80]																
[79:64]	PIN_BLC	OCK		•												



[63:48]	VIN_BLOCK	
[47:32]	VOUT_BLOCK	
[31:16]	IIN_BLOCK	
[15:0]	DIAGNOSTIC_WORD	

SAMPLES FOR AVG (DBh)

SAIVII LL	S_FUK_AV	0 (0011)										
Comma	nd Code: DE	3h										
Descrip	tion: This co	mmand cor	figures the	number	of samples us	sed in comp	outing the a	verage of \	/IN, VOUT,			
IIN, and	PIN. It also	sets the av	erage regis	ter update	period.							
Name				-	SAMPLES	_FOR_AVG	ì					
Format					Read/W	/rite Byte						
Bits		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Read/W	/rite		F	₹	1		R	W				
Default	Value	0x0 0x8										
Bits	Name	e Description										
[7:4]	RESERVE	·										
[3:0]	SAMPLES	FOR_AVG	3	regi: Avg 000	aber of samplester update poster update poster = 2 ^{SAMPLES_PE} Ob = 2 ⁰ = 1 samples = 1	eriod. :R_AVG	·	-	-			
[5.0]		_		110 ave	0b = 2 ¹² = 409 age update p es 13, 14, an	eriod						

READ_AVG_VIN (DCh)

_	_															
Commar	nd Code	: DCh														
Descripti	on: Ret	urns the	e 12-bit	averag	je input	voltage	€.									
Name							READ	_AVG	_VIN							
Format							Re	ad Wo	rd							
Bits	Bit 15	Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0														
Read/	R															
Write		Į,	`							11						
Default		C	`							0x00	,					
Value		·	,							UXUC						
Bits	Name Description															
[15:12]	RESERVED													RESERVED		
[11:0]		READ	_AVG_	VIN		12 bit	unsigr	ned nu	mber, e	expres	sed in	direct	forma	at.	•	·



READ_AVG_VOUT (DDh)

Command C	ode: D	Dh															
Description:	Return	s the	12	2-bit av	erage o	output	voltage.										
Name							R	EAD_	AVG_	VOUT							
Format								Rea	ad Wo	rd							
Bits	Bit 15	15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0															
Read/Write		R															
Default Value			C)							0x0	0					
Bits		Name Description															
[15:12]		RESERVED															
[11:0]	READ_AVG_VOUT					READ_AVG_VOUT 12 bit unsigned number, expressed in direct format.											

READ_AVG_IIN (DEh)

	• •	•													
Command Co	ode: Di	Eh													
Description: I	Returns	s the 12	2-bit in	put ave	rage cι	ırrent.									
Name							READ	_AVG	_IIN						
Format							Rea	ad Wo	rd						
Bits	Bit 15	15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0													
Read/Write		F	₹							R					
Default		())							0x0)				
Value										0,10					
Bits		Name	!			Descr	iption								
[15:12]		RESE	RVED												·
[11:0]		READ	_AVG_	_IIN		12 bit	unsign	ed nu	mber,	expre	essed	in dire	ect for	mat.	

READ_AVG_PIN (DFh)

Command C	ode: Dl	Fh														
Description:	Returns	s the 12	2-bit inp	out ave	rage po	ower.										
Name							READ	_AVG	_PIN							
Format							Re	ad Wo	rd							
Bits	Bit 15	15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0														
Read/Write		t 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 R														
Default		(0							0x0	nn					
Value										UXC	,0					
Bits		Name	!			Descr	iption	l								
[15:12]		RESE	RVED													Ÿ.
[11:0]		READ	_AVG_	PIN	•				•		•	•		•		_



BLACK_BOX_READ (E0h)

Command	Code: E	-0h									_			
Descriptio	n: The co	ommand	retrieves	BLOCK	(_READ	data lat	ched on t	he first a	ssertion	of SMBA				
Name					В	BLACK_E	BOX_REA	AD.						
Format						Bloc	k Read							
Bits	Byte 11	Byte 10	Byte 9	Byte 8	Byte 7	Byte 6	Byte 5	Byte 4	Byte 3	Byte 2	Byte 1	Byte 0		
Read/W rite	R													
Default Value														
Bits	Name				Descr	ription								
[95:80]	TEMP_	_BLOCK												
[79:64]	PIN_B	LOCK												
[63:48]	VIN_B	LOCK												
[47:32]	VOUT_	_BLOCK												
[31:16]	IIN_BL	.OCK												
[15:0]	DIAGN	IOSTIC_	WORD											

READ_DIAGNOSTIC_WORD (E1h)

				•	<u> </u>												
Comman														•			_
Description	on: F	Returns	all of t	he RTC	21950	faults						ction.					
Name							READ	_DIA	GNOS	TIC_V	VORD						
Format								Re	ead Wo	ord							
Bits		Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read/Wr	ite	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Default Value		0	0	0	0	1	0	0	0	1	0	0	0	0	0	0	0
Bits	Nar	me				[Descrip	tion									
[15]	VO	UT_U\	/_WAR	N													
[14]	IIN_	OP_W	VARN														
[13]	VIN	I_UV_\	NARN														
[12]	VIN	I_OV_\	WARN														
[11]	PC	WER_	GOOD														
[10]	OT	_WARI	N														
[9]	TIM	IER_L	ATCHE	D_OFF													
[8]	EX	T_FET	_SHOR	RT													
[7]	СО	NFIG_	PRESE	T													
[6]	DE'	VICE_0	OFF														
[5]	VIN	I_UV_F	FAULT														
[4]	VIN	I_OV_F	FAULT														
[3]	IIN_	OC/PI	FET_O	P_FAU	LT												
[2]	OT.	_FAUL	Т.														
[1]		 L_FAU															
[0]		 _FAUL															



AVG_BLOCK_READ (E2h)

Commar																	
		Concate	nates the	DIAGN	10SIS_\	WORD '	with all	the input	and ou	tput aver	age telei	metry da	ata and				
temperat	ture.																
Name						A'	VG_BLC	CK_REA	AD.								
Format							Block	k Read									
Bits		Byte 11	Byte 10	Byte 9	Byte 8	Byte 7	Byte 6	Byte 5	Byte 4	Byte 3	Byte 2	Byte 1	Byte 0				
Read/W	rit	R	R R R R R R R R														
Default Value		0x	0x00 0x00 0x00 0x00 0x00 0x00 0x0880														
Bits	Nan	ne			1	Descrip	tion										
[95:80]	TEN	/IP1															
[79:64]	AVG	3_PIN															
[63:48]	AVC	3_VIN															
[47:32]	AVC	3_VOUT															
[31:16]	AVC	3_IIN															
[15:0]	DIA	GNOST	IC_WORI	D			•	•									

READ_IIN_PEAK (EDh)

	•	-														
Command C	ode: E	Dh														
Description:	This co	mmai	nd recor	ds the	maxim	ium vali	ue of t	he inp	ut curr	rent.						
Name							READ	_NII_	PEAK							
Format							Read	/Write	Word							
Bits	Bit 15	15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0														
Read/Write		R RW														
Default Value			0							0x00	0					
Bits		Nam	e			Descr	iption	1								
[15:12]		RES	ERVED								•					
[11:0]		REA	D_IIN_F	PEAK		Recor 0 to cl		•		of REA			since	last re	eset. V	Vrite

READ_IIN_MIN (EEh)

Command C	Code: E	Eh														
Description:	This c	ommar	nd reco	rds the	minim	um valu	e of th	ne inpu	ıt curr	ent.						
Name							REAL	D_IIN_	MIN							
Format							Read/	/Write	Word							
Bits	Bit 15	Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0														
Read/Writ		15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 RW														
е		ı	`													
Default Value		(0							0xF	FF					
Bits	ı	Name	!		I	Descr	iption									
[15:12]		RESE	RVED													
[11:0]		READ	_IIN_N	1IN		Record Write (since	e last	reset.



VOUT_UV_RETRY_THRESHOLD (EFh)

0	-1 01 -				_												
Commar																	
Descripti	on: This	comm	and set	s the vo	olta	ge th	resho	ld tha	t RTQ1	1950 w	ill not i	restart	: until \	/OUT	drops	belov	v this
threshold	d.																
Name						VC	DUT_L	JV_RE	TRY_	THRE	SHOLI)					
Format								Read	/Write	Word							
Bits	Bit 15																
Read/		it 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 RW															
Write		F	₹								RW	/					
Default			`								٥٠٠٢٢						
Value		C)								0xFF	· F					
Bits		Name	!				Desci	iptior	า								
[15:12]		RESE	RVED														
[11:0]		VOUT	_UV_R)LD	ETRY_	_TH	K		old.	ap retr Same	•							

MFR_CL_THRESHOLD (F0h)

_	_	, ,									
Comma	nd Code: F0	h									
Descript	tion: This co	mmand sets	s the curren	t-limit thres	shold in mV	as measure	ed across V	INK-VSENS	SE.		
Name					MFR_CL_T	HRESHOL	D				
Format					Read/W	/rite Byte					
Bits		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Read/W	/rite	R	R	RW	RW	RW	RW	RW	RW		
Default	Value	0>	k 0			0	x0				
Bits	Name										
[7:6]	RESERVE	D									
[5:0]	CL THRES	SHOLD			shold = (MFI mum value o						
[5.0]	OL_ITIKE	JIIOLD			a value over 「US_CML.IN						

MFR_ADV_CFG_STATUS (F1h)

Comman	d Co	de: F1l	h														
Description	on: A	Allows for	or confi	guring	settings	of RT	Q195	0 device	€.								
Name							MF	R_ADV	_CFG	S_STA	ATUS						
Format								Read/	Write	Word	l						
Bits		Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 1	0 Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read/Wr	ite		R RW RW RW RW RW RW														
Default Value			0 0 0												0	0	0
Bits	Nar	ne						Descrip	tion								
[15:12]	RE	SERVE	D														
								Allows th		•			t after	a peri	od of ti	me wi	thout
[11:9]	retr	yCntRe	esetPer	iod				0 = rese		•							
								1 = rese	t retry	yCnt a	after 2	.6s					
								2 = rese	t retr	yCnt a	after 5	.2s					



		3 = reset retryCnt after 10.4s
		≥ 4 is disabled: retryCnt will not reset
[8:5]	RESERVED	
[4]	PROCHOT_EN	If set, the PROCHOT output and STATUS_MFR_SPECIFIC are enabled.
[3]	vout_uv_thresh_pwrcycle_en	If set, the design will wait for VOUT to fall below VOUT_UV_RETRY_THRESHOLD before restarting after a POWER_CYCLE
[2]	vout_uv_thresh_operation_en	If set, the design will wait for VOUT to fall below VOUT_UV_RETRY_THRESHOLD before restarting after an OPERATION Off to On
[1]	vout_uv_thresh_uvlo_en	If set, the design will wait for VOUT to fall below VOUT_UV_RETRY_THRESHOLD before restarting after an UVLO Off to On or after OVLO event
[0]	vout_uv_thresh_fault_en	If set, the design will wait for VOUT to fall below VOUT_UV_RETRY_THRESHOLD before restarting after a fault off to on

MFR_ADV_PWRCYCLE_TIME (F2h)

Command C	ode: F2	2h			•	•		•					•			
Description:	Sets th	e powe	er cycl	e timer c	luration	n in ms.	If the v	out_u	v_thre	esh_pv	wrcycl	e_en b	oit in re	egister	·F1h i	s set,
the RTQ1950) waits	for the	VOU	T to drop	below	/ VOUT	_UV_I	RETR	Y_THI	RESH	OLD b	efore	startin	g the	timer.	
Name						MFR_	ADV_I	PWRC	YCLE	_TIMI	Ξ					
Format		Read/Write Word														
Bits	Bit 15	15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0														
Read/Write								RW								
Default							()x271(`							
Value								JX21 I	,							
Bits		Name	•			Descr	iption									
[15:0]		PWR	CYCL	E_TIME		This s						-	timer	, in m	illisec	onds.

MFR_ADV_RETRY_TIMEOUT (F3h)

Command C	ode: F	3h												
Description:	Sets th	the duration of RETRY in ms.												
Name						MFR_	ADV_F	RETR	Y_TIN	1EOU	Τ			
Format							Read	/Write	Word					
Bits	Bit 15	15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0												
Read/Write								RW						
Default Value								0x0						
Bits		Name Description												
[15:0]		RETRY_TIMEOUT This limits the duration of the fault retry, in milliseconds. Set to 0 to disable												



MFR_ADV_COOLDOWN_TIME (F5h)

Command C	ode: F	5h														
Description:	Sets th	ne cool d	down ti	mer in	ms tha	t the R	ΓQ195	0 wait	s afte	r the I	ast RE	ETRY :	attemp	ot befo	ore sta	arting
up.																
Name		MFR_ADV_COOLDOWN_TIME														
Format		Read/Write Word														
Bits	Bit 15	it 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0														
Read/Write								RW								
Default								٥٧٥								
Value		0x0														
Bits		Name Description														
[15:0]		COOL	DOWN	_TIME	•	Coold	own Ti	me in	millis	econd	s. Set	to 0 to	disab	ole	•	

MFR_TELEM_CGF (F6h)

Command Co	. ,									
	his command is	used to co	nfigur	e the	telemetry	settinas fo	or the RT(01950		
Name		4004 10 00	migar	0 1110		LEM_CGI		<u> </u>		
Format					Read/W	rite Word				
Bits	Byte 1	Bit 7	Bit	6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read/Write	R	RW	R۱	Ν	RW	RW	RW	RW	RW	RW
Default Value	0x00	0	1		0	1	1	1	1	1
Bits	Name			Des	cription					
[15:8]	RESERVED									
7	TEMP_COMP	Write 1 to reset the temperature compensation factor. Alwa reads back 0.								or. Always
6	TEMP_COMP	TEMP_COMP_EN If set and INT_TEMP_TELEM_EN is set, then adminished measurements will be temperature compensated								hen adc
5	TELEM_OVER	R_SAMPLE	:	by a	is bit is set averaging raged with erated tele	4 sample n 2 samp	s togethe les and	er. All othe generated	er telemet d every	ry will be
4	VAUX_TELEM	1_EN		Ena	bles VAUX	(telemetry	/ measure	ement		
3	VOUT_TELEN			Ena	bles VOU	Γ telemetr	y measur	ement		
2	VIN_TELEM_I	VIN_TELEM_EN Enables VIN telemetry measurement. Enabling this bit plus VIN_TELEM_EN will generate a PIN measurement.								s bit plus
1	IIN_TELEM_E	N			bles input TELEM_E				_	s bit plus
0	EXT_TEMP_T	ELEM_EN		Ena	bles exterr	nal tempei	ature me	asuremen	t	



MFR_HOTSWAP_STATUS (F9h)

	nd Code: F9		050 dovice	
Name	tion. Records	s the state of the RTQ1	MFR_HOTSWAP_STATU	IS
Format			Read/Write Block	
Bits		Bit [23:17]	Bit [16:4]	Bit [3:0]
Read/W	/rite	R R	R	RW
Default		0	0	15
Bits	Name	1	Description	
[23:17]	RESERVE	:D	•	
[16:4]	HOTSWAF			nanded Off
[3:0]	HOTSWAF	P_OFF_REASON	Records the first reason why to value to this command to reserve to a INSERTION 1 = FETSHORT 2 = VIN< VINPOR_EN 3 = UVLO 4 = OVLO 5 = OT_FAULT 6 = FETFAULT 7 = Overcurrent 8 = Over power 9 = Circuit Breaker 10 = PMBus Operation Command 11 = PMBus Power Cycle 12 = OTP Uncorrectable Error 13,14 = Reserved 15 = Armed	nanded Off




POWER_CYCLE (FBh)

	_ ` ` /												
Commar	nd Code: FB	h											
Descripti	on: Causes	the RTQ	1950 shutc	down fro	m any state	and rema	ains off for	the time	defined by				
MFR_AD	MFR_ADV_PWRCYCLE_TIME.												
Name	Name POWER_CYCLE												
Format													
Bits		Bit 7	Bit 7										
Read/Wi	rite	W	W	W	W	W	W	W	W				
Default \	/alue												
Bits	Name			De	scription								
NA	POWER_CYCLE Causes the hotswap to shut down and remains off for the period of time defined by MFR_ADV_PWRCYCLE_TIME.												



19 Outline Dimension




Symbo	s.i	Dimensions	In Millimeters	Dimension	s In Inches
Syllibo	וכ	Min	Max	Min	Max
А		1.000	1.200	0.039	0.047
A1		0.000	0.150	0.000	0.006
A2		0.800	1.050	0.031	0.041
b		0.190	0.300	0.007	0.012
D		9.600	9.800	0.378	0.386
е		0.6	350	0.0)26
Е		6.300	6.500	0.248	0.256
E1		4.300	4.500	0.169	0.177
L		0.450	0.750	0.018	0.030
Ontion 1	כ	4.410	5.510	0.174	0.217
Option 1	V	2.400	3.000	0.094	0.118
Ontion 2	כ	5.500	6.170	0.217	0.243
Option 2	٧	1.600	2.210	0.063	0.087
Option 3	ט	5.800	6.200	0.228	0.244
Орион з	V	2.600	3.000	0.102	0.118

28-Lead TSSOP (Exposed Pad) Plastic Package

Note 17. The package of the RTQ1950 uses Option 1.



20 Footprint Information




Dookoa		Number of			Foo	tprint	Dimen	sion (mm)		Tolerance
Packag	е	Pins	Р	Α	В	С	D	Sx	Sy	М	
	Option1							5.51	3.00		
TSSOP-28(PP)	Option2	28	0.65	7.00	5.00	1.00	0.35	6.17	2.21	8.80	±0.10
	Option3							6.20	3.00		

Note 18. The package of the RTQ1950 uses Option 1.




21 Packing Information

21.1 Tape and Reel Data



Dookogo Typo	Tape Size	Pocket Pitch	Reel Si	ze (A)	Units	Trailer	Leader	Reel Width (W2)	
Package Type	(W1) (mm)	(P) (mm)	(mm)	(in)	per Reel	(mm)	(mm)	Min/Max (mm)	
TSSOP-28	16	8	330	13	2,500	160	600	16.4/18.4	

--- Components ---



Trailer

-160 mm minimum, --

- C, D, and K are determined by component size.

 The clearance between the components and the cavity is as follows:
- For 16mm carrier tape: 0.5mm maximum

Leader

-600 mm Minimum,

Tape Size	W1	F)	i	3	F		Q	IJ	k	(Н
Tape Size	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Max
16mm	16.3mm	7.9mm	8.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	1.5mm	1.7mm	0.6mm



21.2 Tape and Reel Packing

	180 mm 1 m		
1	Reel 13"	4	1 reel per inner box Box G
2	The state of the s	5	
3	HIC & Desiccant (2 Unit) inside Caution label is on backside of Al bag	6	Outer box Carton A

Container	R	eel		Box		Carton					
Package	Size	Units	Item	Reels	Units	Item	Boxes	Units			
TSSOP-28	13"	2,500	Box G	1	2,500	Carton A	6	15,000			

RTQ1950_DS-00 May 2025



21.3 **Packing Material Anti-ESD Property**

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
Ω /cm ²	10 ⁴ to 10 ¹¹					

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2025 Richtek Technology Corporation. All rights reserved.



22 Datasheet Revision History

Version	Date	Description	Item
00	2025/5/13	Final	