# 36Vin, 3A, High Efficiency Synchronous Step-Down Converter with Low Quiescent Current 

## General Description

The RTQ2105 is a 3A, high-efficiency, current mode synchronous step-down converter which is optimized for automotive applications. The device operates with input voltages from 3 V to 36 V and is protected from load dump transients up to 42 V , eases input surge protection design. The device can program the output voltage between 0.8 V to $\mathrm{V}_{\mathbb{I N}}$. The low quiescent current design with the integrated low $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ power MOSFETs achieves high efficiency over the wide load range. The peak current mode control with simple external compensation allows the use of small inductors and results in fast transient response and good loop stability

The wide switching frequency of 300 kHz to 2200 kHz allows for efficiency and size optimization when selecting the output filter components. The ultra-low minimum on-time enable constant-frequency operation even at very high stepdown ratios. For switching noise sensitive applications, it can be externally synchronized from 300 kHz to 2200 kHz . The optional spread-spectrum frequency modulation further helping systems designers with better EMC management.

The RTQ2105 offers precise constant current and constant voltage regulation. It is ideally suited for USB power delivery or charging super-capacitors. For applications that use long cable, the RTQ2105 offers cable drop compensation as well to maintain accurate regulation at the end of the long cable.

The RTQ2105 provides complete protection functions such as input under voltage lockout, output under voltage protection, over current protection, and thermal shutdown. Cycle-by-cycle current limit provides protection against shorted outputs and soft-start eliminates input current surge during start-up. The RTQ2105 is available in WET-WQFN-24SL 4x4 (W-Type) package.

The recommended junction temperature range is $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$.

## Features

- AEC-Q100 Grade 1 Qualified
- Wide Input Voltage Range , 4V to 36V (steady-state operation after VOUT settle) - 3V to 36V (Soft-start is finished)
- Maximum Output Current : 3A
- Peak Current Mode Control
- Integrated $70 \mathrm{~m} \Omega$ Switch and $70 \mathrm{~m} \Omega$ Synchronous Rectifier
- Low Quiescent Current : 40 A A
- Fast 60ns Minimum Switch On-Time
- Ultra-Short 65ns Minimum Switch Off-Time
- Adjustable and Synchronizable Switching : 300kHz to 2.2 MHz
- Selectable PSM/FPWM at Light Load
- Optional Spread-Spectrum Frequency Modulation for Low EMI
- Externally Adjustable Soft-Start
- Power Good Indication
- Enable Control
- Adjustable Output Voltage with Cable Drop Compensation for $V_{\text {out }}=5 \mathrm{~V}$ applications
- Constant Current (CC) and Constant Voltage (CV) Regulation
- $0.8 \mathrm{~V} \pm 1.5 \%$ CV Reference Accuracy
- Adjustable Current Limit
- Adjacent Pin-Short Protection
- Built-In UVLO, UVP, OTP
- Junction Temperature Range : $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$


## Applications

- Automotive Systems
- Car Camera Module and Car Cockpit Systems
- Connected Car Systems
- Point of Load Regulator in Distributed Power Systems
- Digital Set Top Boxes
- Broadband Communications
- USB Power Chargers


## Ordering Information

RTQ2105ロロ-QA $\quad$| Grade |
| :--- |
| QA: AEC-Q100 Qualified and |
| Screened by High Temperature |
| Package Type |
| QWT WET-WQFN-24SL 4x4 (W-Type) |
| Lead Plating System |
| G: Richtek Green Policy Compliant |

## Note:

Richtek products are Richtek Green Policy compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.

## Marking Information

| $8 \mathrm{E}=\mathrm{YM}$ <br> DNN | 8E= : Product Code <br> YMDNN : Date Code |
| ---: | :--- |

## Pin Configuration



WET-WQFN-24SL $4 \times 4$

## Functional Pin Description

| Pin No. | Pin Name | Pin Function |
| :---: | :---: | :---: |
| 1, 23, 24 | PGND | Power ground. Connect this pin to the negative terminals of the input capacitor and output capacitor. |
| 2 | RLIM | Current limit setup pin. Connect a resistor from this pin to ground to set the current limit value. The recommended resistor value is ranging from $33 \mathrm{k} \Omega$ (for typ. 5.5 A ) to $91 \mathrm{k} \Omega$ (for typ. 2.2A). |
| 3 | RT | Oscillator frequency setup pin. Connect a resistor from this pin to ground to set the switching frequency. The recommended resistor value is ranging from $174 \mathrm{k} \Omega$ (for typ. 300 kHz ) to $21 \mathrm{k} \Omega$ (for typ. 2.2 MHz ). |
| 4 | AGND | Analog ground. |
| 5 | MODE/ SYNC | Mode selection and external synchronous signal input. Ground this pin or leave this pin floating enables the power saving mode operation at light load. Apply a DC voltage of 2 V or higher or tie to VCC for FPWM mode operation. Tie to a clock source for synchronization to an external frequency. |
| 6 | PGOOD | Open-drain power-good indication output. Once soft-start is finished, PGOOD will be pulled low to ground if any internal protection is triggered. |
| 7 | SSP_EN | Spread spectrum enable input. Connect this pin to VCC to enable spread spectrum. Float this pin or connect it to Ground to disable spread spectrum. |
| 8 | COMP | Compensation node. Connect external compensation elements to this pin to stabilize the control loop. |
| 9 | FB | Feedback voltage input. Connect this pin to the midpoint of the external feedback resistive divider to set the output voltage of the converter to the desired regulation level. The device regulates the FB voltage at a feedback reference voltage, typically 0.8 V . |
| 10 | SS | Soft-start capacitor connection node. Connect an external capacitor between this pin and ground to set the soft-start time. Note that, for proper device operation, it is essential that the minimum soft-start time (tss_min) exceeds $500 \mu \mathrm{~s}$. |
| 11 | CSP | Current sense positive input. The CSP pin should be tied to the CSN pin and be left floating if the switch-over function is not needed. |
| 12 | CSN | Current sense negative input. The CSN pin should be tied to the CSP pin and be left floating if the switch-over function is not needed. |
| 13 | EN | Enable control input. A logic-high enables the converter; a logic-low forces the device into shutdown mode. |
| 14 | VCC | Linear regulator output. VCC is the output of the internal 5 V linear regulator powered by VIN. Decouple with a $10 \mu \mathrm{~F}$, X7R ceramic capacitor from VCC to ground for normal operation. |
| 15 | BOOT | Bootstrap capacitor connection node to supply the high-side gate driver. Connect a $0.1 \mu \mathrm{~F}, \mathrm{X} 7 \mathrm{R}$ ceramic capacitor between this pin and SW pin. |
| 16, 17, 18 | VIN | Power input. The input voltage range is from 3 V to 36 V after soft-start is finished. Connect input capacitors between this pin and PGND. It is recommended to use a $4.7 \mu \mathrm{~F}, \mathrm{X} 7 \mathrm{R}$ and a $0.1 \mu \mathrm{~F}, \mathrm{X} 7 \mathrm{R}$ capacitors. |
| 19, 20, 21 | SW | Switch node. SW is the switching node that supplies power to the output and connect the output LC filter from SW to the output load. |
| 22 | NC | No internal connection. |
| $\begin{gathered} 25 \\ \text { (Exposed pad) } \end{gathered}$ | PAD | Exposed pad. The exposed pad is internally unconnected and must be soldered to a large PGND plane. Connect this PGND plane to other layers with thermal vias to help dissipate heat from the device. |

Functional Block Diagram


| Absolute Maximum Ratings (Note 1) |  |
| :---: | :---: |
| - VIN Voltage, VIN | -0.3V to 42V |
| - SW Voltage, Vsw | -0.3 V to 42V |
| <50ns | -5 V to 46.3V |
| - BOOT Voltage, $\mathrm{V}_{\text {воот }}$ | -0.3 V to 48V |
| - BOOT to SW Voltage, $\mathrm{V}_{\text {Boot-sw }}$ | -0.3 V to 6 V |
| - EN, CSP, CSN, SS Voltage | -0.3 V to 42V |
| - Other Pins | -0.3 V to 6 V |
| - Junction Temperatur | $50^{\circ} \mathrm{C}$ |
| - Lead Temperature (Soldering, 10 sec.$)$ | $260^{\circ} \mathrm{C}$ |
| - Storage Temperature Range ----- | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

ESD Ratings (Note 2)

- ESD Susceptibility
$\qquad$


## Recommended Operating Conditions (Note 3)


 VIN*: ( $\mathrm{V}_{\text {IN }}$ - IOUT(max) $\left.\times \mathrm{R}_{\mathrm{DSON}(\text { max })}\right)$


Thermal Information (Note 4 and Note 5)

| Thermal Parameter |  | WET-WQFN-24SL 4x4 | Unit |
| :--- | :--- | :---: | :---: |
| $\theta_{\mathrm{JA}}$ | Junction-to-ambient thermal resistance (JEDEC standard) | 38.26 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\mathrm{JC}(\text { Top })}$ | Junction-to-case (top) thermal resistance | 34.75 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\mathrm{JC}(B o t t o m)}$ | Junction-to-case (bottom) thermal resistance | 3.32 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\mathrm{JA}(\mathrm{EVB})}$ | Junction-to-ambient thermal resistance (specific EVB) | 34.7 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Psi_{\text {JC(Top) }}$ | Junction-to-top characterization parameter | 4.6 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Psi_{\text {JB }}$ | Junction-to-board characterization parameter | 19.2 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Electrical Characteristics
( $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~T}_{J}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$, unless otherwise specified)

| Parameter | Symbol | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage |  |  |  |  |  |  |
| Operating Input Voltage | VIN | Soft-start is finished | 3 | -- | 36 | V |
| VIN Under-Voltage Lockout Threshold | Vuvloh | VIN rising | 3.6 | 3.8 | 4 | V |
|  | VUVLOL | VIN falling | 2.7 | 2.85 | 3 | V |
| Shutdown Current | ISHDN | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ | -- | -- | 5 | $\mu \mathrm{A}$ |
| Quiescent Current | IQ | $\mathrm{V}_{\mathrm{EN}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=0.82 \mathrm{~V}$, not switching | -- | 40 | 50 | $\mu \mathrm{A}$ |
| Constant Voltage Regulation |  |  |  |  |  |  |
| Reference Voltage for Constant Voltage regulation | VREF_CV | $3 \mathrm{~V}<\mathrm{VIN}_{\text {IN }}<36 \mathrm{~V}, \mathrm{PWM}, \mathrm{T}_{\text {A }}=\mathrm{TJ}=25^{\circ} \mathrm{C}$ | 0.792 | 0.8 | 0.808 | V |
|  |  | $\begin{aligned} & 3 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<36 \mathrm{~V}, \mathrm{PWM}, \\ & \mathrm{~T}_{J}=-40^{\circ} \mathrm{C} \text { to } 125^{\circ} \mathrm{C} \end{aligned}$ | 0.788 | 0.8 | 0.812 |  |
| Enable Voltage |  |  |  |  |  |  |
| Enable Threshold Voltage | VENH | VEN rising | 1.15 | 1.25 | 1.35 | V |
|  | VENL | VEN falling | 0.9 | 1.05 | 1.15 |  |
| Current Limit |  |  |  |  |  |  |
| High-Side Switch Current Limit 1 | ILIM_H1 | RLIM $=91 \mathrm{k}$ ת | 1.87 | 2.2 | 2.53 | A |
| High-Side Switch Current Limit 2 | ILIM_H2 | $\mathrm{R}_{\text {LIM }}=47 \mathrm{k} \Omega$ | 3.52 | 4 | 4.48 | A |
| High-Side Switch Current Limit 3 | ILIM_H3 | $\mathrm{R}_{\text {LIM }}=33 \mathrm{k}$ 涛 | 4.84 | 5.5 | 6.16 | A |
| Low-Side Switch Sinking Current Limit | ISK_L | From drain to source | -- | 2 | -- | A |
| Switching |  |  |  |  |  |  |
| Switching Frequency 1 | fsw1 | $\mathrm{R}_{\mathrm{T}}=174 \mathrm{k} \Omega$ | 264 | 300 | 336 | kHz |
| Switching Frequency 2 | fSW2 | $\mathrm{R}_{\mathrm{T}}=51 \mathrm{k} \Omega$ | 0.88 | 0.98 | 1.08 | MHz |
| Switching Frequency 3 | fsw3 | $\mathrm{R}_{\mathrm{T}}=21 \mathrm{k} \Omega$ | 1.98 | 2.2 | 2.42 | MHz |
| SYNC Frequency Range |  | MODE/SYNC Pin = external clock | 0.3 | -- | 2.2 | MHz |
| SYNC Switching High Threshold | VIH_SYNC | MODE/SYNC Pin = external clock | -- | -- | 2 | V |
| SYNC Switching Low Threshold | VIL_SYNC | MODE/SYNC Pin = external clock | 0.4 | -- | -- | V |
| SYNC Switching Clock Duty Cycle | Dsync | MODE/SYNC Pin = external clock | 20 | -- | 80 | \% |
| Minimum On-Time | ton_MIN |  | -- | 60 | 80 | ns |
| Minimum Off-Time | toff_MIN |  | -- | 65 | 80 | ns |


| Parameter | Symbol | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Internal MOSFET |  |  |  |  |  |  |
| High-Side Switch On-Resistance | RDs(ON)_H |  | -- | 70 | 130 | $\mathrm{m} \Omega$ |
| Low-Side Switch On-Resistance | Rds(On)_L |  | -- | 70 | 130 | $\mathrm{m} \Omega$ |
| High-Side Switch Leakage Current | ILK_H | $V_{E N}=0 V, V_{S W}=0 V$ | -- | -- | 1 | $\mu \mathrm{A}$ |
| Soft-Start |  |  |  |  |  |  |
| Soft-Start Internal Charging Current | Iss |  | 4.8 | 6 | 7.2 | $\mu \mathrm{A}$ |
| Power Good |  |  |  |  |  |  |
| Power Good Threshold | VTH_PGLH1 | $\mathrm{V}_{\text {FB }}$ rising, \% of $\mathrm{V}_{\text {REF_CV }}$, PGOOD from low to high | 85 | 90 | 95 | \% |
|  | V ${ }_{\text {TH_PGHL1 }}$ | $\mathrm{V}_{\mathrm{FB}}$ rising, \% of $\mathrm{V}_{\text {REF_CV }}$, PGOOD from high to low | -- | 120 | -- |  |
|  | VTH_PGHL2 | $\mathrm{V}_{\text {FB }}$ falling, \% of $\mathrm{V}_{\text {REF_C }} \mathrm{CV}$, PGOOD from high to low | 80 | 85 | 90 | \% |
|  | VTH_PGLH2 | $\mathrm{V}_{\text {FB }}$ falling, \% of $\mathrm{V}_{\text {REF_CV }}$, PGOOD from low to high | -- | 117 | -- |  |
| Power Good Leakage Current | ILK_PGOOD | PGOOD signal good, <br> $\mathrm{V}_{\text {FB }}=\mathrm{V}_{\text {REF_C }} \mathrm{CV}, \mathrm{V}_{\text {PGOOD }}=5.5 \mathrm{~V}$ | -- | -- | 0.5 | $\mu \mathrm{A}$ |
| Power Good Sink Current Capability | ISK_PGOOD | PGOOD signal fault, Ipgood sinks 2mA | -- | -- | 0.3 | V |
| Error Amplifier |  |  |  |  |  |  |
| Error Amplifier Trans-conductance | gm | $-10 \mu \mathrm{~A}<\mathrm{ICOMP}$ < $10 \mu \mathrm{~A}$ | 665 | 950 | 1280 | $\mu \mathrm{A} / \mathrm{V}$ |
| $\begin{array}{\|l\|} \hline \text { COMP to Current } \\ \text { Sense } \\ \text { Trans-Conductance } \\ \hline \end{array}$ | gm_cs |  | 4.5 | 5.6 | 6.7 | A/V |
| Cable Drop Compensation |  |  |  |  |  |  |
| Cable Drop Compensation Current | ILC | $\begin{aligned} & V_{\text {CSP }}-V_{\text {CSN }}=100 \mathrm{mV}, \\ & 5 \mathrm{~V}<\mathrm{V}_{\text {CSP }} \text { and } \mathrm{V}_{\mathrm{CSN}}<6 \mathrm{~V} \end{aligned}$ | -- | 2 | -- | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & V_{\text {CSP }}-V_{\text {CSN }}=50 \mathrm{mV}, \\ & 5 \mathrm{~V}<\mathrm{V}_{\text {CSP }} \text { and } V_{\text {CSN }}<6 \mathrm{~V} \end{aligned}$ | -- | 0.95 | -- |  |
| Constant Current Regulation |  |  |  |  |  |  |
| Reference Voltage for Constant Current regulation | VREF_CC | $\begin{aligned} & \mathrm{V}_{\text {CSP }}-\mathrm{V}_{\text {CSN }} \\ & 3.3 \mathrm{~V}<\mathrm{V}_{\mathrm{CSP}} \text { and } \mathrm{V}_{\mathrm{CSN}}<6 \mathrm{~V} \end{aligned}$ | -- | 100 | -- | mV |
| Spread Spectrum |  |  |  |  |  |  |
| Spread-Spectrum Range | SSP | Spread-spectrum option only | -- | +6 | -- | \% |


| Parameter | Symbol | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Over-Temperature Protection |  |  |  |  |  |  |
| Thermal Shutdown | TSD |  | -- | 175 | -- | ${ }^{\circ} \mathrm{C}$ |
| Thermal Shutdown Hysteresis | $\Delta T_{S D}$ |  | -- | 15 | -- | ${ }^{\circ} \mathrm{C}$ |
| Output Under-Voltage Protection |  |  |  |  |  |  |
| UVP Trip Threshold | Vuvp | UVP detect | 0.35 | 0.4 | 0.45 | V |

Note 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Note 2. Devices are ESD sensitive. Handling precautions are recommended.
Note 3. The device is not guaranteed to function outside its operating conditions.
Note 4. For more information about thermal parameter, see the Application and Definition of Thermal Resistances report, AN061.

Note 5. $\theta_{\mathrm{JA}(\mathrm{EVB})}, \psi_{\mathrm{JC}(\text { Top })}$ and $\psi_{\mathrm{JB}}$ are measured on a high effective-thermal-conductivity four-layer test board which is in size of $70 \mathrm{~mm} \times 100 \mathrm{~mm}$, four-layer PCB with 2 oz . Cu on the outer layers and $1 \mathrm{oz} . \mathrm{Cu}$ on the inner layers. Cu. Thermal resistance/parameter values may vary depending on the PCB material, layout, and test environmental conditions.

## Typical Application Circuit

## Step-Down Circuit without Switch-Over Function

300kHz, 5V, 3A Step-Down Converter


300kHz, 3.3V, 3A Step-Down Converter


L1 = Cyntec-VCHA105D-100MS6
C7/C8/C9/C10 = GRM31CR71A226KE15L
C1/C2/C3 = GRM31CR71H475KA12L

## 2100kHz, 12V, 3A Step-Down Converter

 C5/C6 = GCM32EC71E226KE36L C1 = GRM31CR71H475KA12L

## 2100kHz, 5V, 3A Step-Down Converter



## Step-Down Circuit with Switch-Over Function (for Vout regulated within 4.8 V to 6 V only)

300kHz, 5V, 3A Step-Down Converter


Step-Down Circuit with Cable Drop Compensation and Average Current Limit ( for Vout =5V only) 300kHz, 5V, 3A Step-Down Converter


C7/C8/C9/C10 = GRM31CR71A226KE15L
C1/C2/C3 = GRM31CR71H475KA12L

## Typical Operating Characteristics

Unless otherwise specified the following conditions apply: $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. Specified temperatures are ambient.


Copyright ©2023 Richtek Technology Corporation. All rights reserved.


Efficiency vs. Output Current


Efficiency vs. Output Current


Efficiency vs. Output Current


Efficiency vs. Output Current


Efficiency vs. Output Current



Output Voltage vs. Output Current


Current Limit vs. Input Voltage


Efficiency vs. Output Current


Output Voltage vs. Input Voltage


Switching Frequency vs. Temperature



Quiescent Current vs. Temperature


UVLO Threshold vs. Temperature



Shutdown Current vs. Temperature


Enable Threshold vs. Temperature


Output Voltage vs. Temperature



## Load Transient Response

fsw $=2100 \mathrm{kHz}$, Cout $=22 \mu \mathrm{~F} \times 2$, $\mathrm{L}=2.2 \mu \mathrm{H}, \mathrm{T}_{\mathrm{R}}=\mathrm{T}_{\mathrm{F}}=1 \mu \mathrm{~s}$


Current Limit vs. Temperature



Output Ripple Voltage




Power Off from VIN


Power On from EN


Power On from VIN


Level III of Starting Profile (ISO16750-2)


Level III of Starting Profile (ISO16750-2)


## Start-Up Dropout Performance



Start-Up Dropout Performance


Radiated EMI Performance


## Operation

## Main Control Loop (CV Regulation)

The RTQ2105 is a high efficiency step down converter utilizes the peak current mode control. An internal oscillator initiates turn-on of the high-side MOSFET switch. At the beginning of each clock cycle, the internal highside MOSFET switch turns on, allowing current to rampup in the inductor. The inductor current is internally monitored during each switching cycle. The output voltage is sensed on the FB pin via the resistor divider, R1 and R2, and compared with the internal reference voltage for constant voltage control ( $\mathrm{V}_{\text {REF_CV}}$ ) to generate a CV compensation signal ( $\mathrm{V}_{\text {comp }}$ ) on the COMP pin. A control signal derived from the inductor current is compared to the voltage at the COMP pin, derived from the feedback voltage. When the inductor current reaches its threshold, the high-side MOSFET switch is turned off and inductor current ramps-down. While the high-side MOSFET switch is off, inductor current is supplied through the low-side MOSFET switch. This cycle repeats at the next clock cycle. In this way, duty-cycle and output voltage are controlled by regulating inductor current.

## Constant Current (CC) Regulation

The RTQ2105 offers average current control loop also. The control loop behavior is basically the same as the peak current mode in constant voltage regulation. The difference is the COMP will be clamped by the output of the internal current error amplifier when FB voltage is below the regulation target. The output current control is obtained by sensing the voltage drop across an external sense resistor ( $\mathrm{R}_{\text {SENSE }}$ ) between CSP and CSN, as shown in Figure 1. The internal reference voltage for the current error amplifier is $\mathrm{V}_{\text {REF_CC }}$ ( 100 mV , typically). If the output current increase and the current sense voltage ( $\mathrm{V}_{\mathrm{CS}}$, i.e. $\mathrm{V}_{\mathrm{CSP}}-\mathrm{V}_{\mathrm{CSN}}$ ) is equal to $\mathrm{V}_{\text {REF_CC }}$, the current error amplifier output will clamp the COMP lower to achieve average current control and vice versa. Once the output current decrease and current sense voltage is less than 100 mV , the CV loop dominates the COMP again and the output voltage goes back to the regulation voltage determined by resistor divider from the output to the FB pin and ground accordingly.


Figure 1. Average Current Setting

## MODE Selection and Synchronization

The RTQ2105 provides an MODE/SYNC pin for ForcedPWM Mode (FPWM) and Power Saving Mode (PSM) operation selection at light load. If $\mathrm{V}_{\text {MODE/SYNC }}$ rises above a logic-high threshold voltage ( $\mathrm{V}_{\mathrm{IH}_{-} \mathrm{SYNc}}$ ) of the MODE/ SYNC input, the device is locked in FPWM. If $\mathrm{V}_{\text {MOde/ }}$ sYNc is held below a logic-low threshold voltage ( $\mathrm{V}_{\mathrm{IL}}$ _SYNC) of the MODE/SYNC input, the device operates in PSM at light load to improve efficiency. The RTQ2105 can also be synchronized with an external clock ranging from 300 kHz to 2.2 MHz by MODE/SYNC pin.

## Forced-PWM Mode

Forced-PWM operation provides constant frequency operation at all loads and is useful in applications sensitive to switching frequency. This mode trades off reduced light load efficiency for low output voltage ripple, tight output voltage regulation, and constant switching frequency. In this mode, a negative current limit of $I_{\text {SK_L }}$ is imposed to prevent damage to the low-side MOSFET switch of the regulator. The converter synchronizes to any valid clock signal on the SYNC input when in FPWM.

When constant frequency operation is more important than light load efficiency, pull the MODE/SYNC input high or provide a valid synchronization input. Once activated, this feature ensures that the switching frequency stays away from the AM frequency band, while operating between the minimum and maximum duty cycle limits.

## Power Saving Mode

With the MODE/SYNC pin floating or pull low, that is, with a logic low on the MODE/SYNC input, the RTQ2105
operates in power saving mode (PSM) at light load to improve light load efficiency. In PSM, IC starts to switch when $\mathrm{V}_{\mathrm{FB}}$ is lower than PSM threshold ( $\mathrm{V}_{\text {REF_Cv }} \mathrm{x}$ 1.005, typically) and stops switching when $\mathrm{V}_{\mathrm{FB}}$ is high enough. IC detects the peak inductor current (IL_PEAK) and keeps high-side MOSFET switch on until the $I_{L}$ reaches its minimum peak current level ( 1 A at $\mathrm{V}_{\mathbb{I}}=12 \mathrm{~V}$, typically) to ensure that IC can provide sufficiency output current with each switching pulse. Zero-current detection is also activated to prevent that $I_{L}$ becomes negative and to ensure no external discharging current from the output capacitor. During non-switching period, most of the internal circuit is shut down, and the supply current drops to quiescent current (typically, $40 \mu \mathrm{~A}$ ) to reduce the quiescent power consumption. With lower output loading, the non-switching period is longer, so the effective switching frequency becomes lower to reduce the switching loss and switch driving loss.

## Maximum Duty Cycle Operation

The RTQ2105 is designed to operate in dropout at the high duty cycle approaching 100\%. If the operational duty cycle is large and the required off time becomes smaller than minimum off time, the RTQ2105 starts to enable skip off time function and keeps high-side MOSFET switch on continuously. The RTQ2105 implements skip off time function to achieve high duty approaching 100\%. Therefore, the maximum output voltage is near the minimum input supply voltage of the application. The input voltage at which the devices enter dropout changes depending on the input voltage, output voltage, switching frequency, load current, and the efficiency of the design.

Please take note that achieving an actual $100 \%$ output will only be possible under no-load conditions. In practical scenarios, the ideal maximum output voltage will be equal to the input voltage minus the product of the output current and the maximum high-side MOSFET turn-on resistance. Additionally, when considering a low boot voltage condition, the low-side MOSFET may be turned on for a certain duration. In this case, the actual VOUT can be expressed as $\mathrm{V}_{\text {OUT }}=0.99 \times\left(\mathrm{V}_{\text {IN }}-l_{\text {OUT(max) }} \times \mathrm{R}_{\mathrm{DSON}(\text { max })}\right)$. Therefore, it is advisable to allocate a sufficient design margin to ensure that the target output is maintained under all
possible loading current scenarios during the system's operation.

## BOOT UVLO

The BOOT UVLO circuit is implemented to ensure a sufficient voltage of bootstrap capacitor for turning on the high-side MOSFET switch at any condition. The BOOT UVLO usually actives at extremely high conversion ratio or the higher $\mathrm{V}_{\text {OUt }}$ application operates at very light load. For extremely high conversion ratio condition after softstart is finished or higher $\mathrm{V}_{\text {OUt }}$ application operates at very light load and PSM, the low-side MOSFET switch may not have sufficient turn-on time to charge the bootstrap capacitor. The device monitors voltage of bootstrap capacitor and force to turn on the low-side MOSFET switch when the voltage of bootstrap capacitor falls below $V_{\text {Boot_uVLo_L }}$ (typically, 2.3V). Meanwhile, the minimum off time is extended to 150 ns (typically) hence prolong the bootstrap capacitor charging time. The BOOT UVLO is sustained until the $\mathrm{V}_{\text {BOOT-sw }}$ is higher than $\mathrm{V}_{\text {BOOt_UVLO_H }}$ (typically, 2.4V).

## Internal Regulator and Switch-Over

The device integrates a 5 V linear regulator $\left(\mathrm{V}_{\mathrm{Cc}}\right)$ that is supplied by VIN and provides power to the internal circuitry. The internal regulator operates in low dropout mode when $\mathrm{V}_{\mathrm{IN}}$ is below 5 V . The $\mathrm{V}_{\mathrm{Cc}}$ can be used as the PGOOD pull-up supply but it is "NOT" allowed to power other device or circuitry. The VCC pin must be bypassed to ground with a minimum value of effective capacitance is $3 \mu \mathrm{~F}$. In many applications, a $10 \mu \mathrm{~F}, \mathrm{X} 7 \mathrm{R}$ is recommended and it needs to be placed as close as possible to the VCC pin. Be careful to account for the voltage coefficient of ceramic capacitors when choosing the value and case size. Many ceramic capacitors lose 50\% or more of their rated value when used near their rated voltage. The RTQ2105 implements switch-over function to improve efficiency at all loads. The switch-over function can be enabled when CSP and CSN pins are tied to a voltage higher than 4.8 V (typically) and $\mathrm{V}_{\mathrm{CC}}$ will be supplied from $\mathrm{V}_{\mathrm{CSP}}$, otherwise $V_{c c}$ will be supplied from VIN by internal regulator. Typically, the CSP and CSN pins can be tied to the output of the RTQ2105 if the output voltage is regulated at 4.8 V to 6 V , if the output voltage is regulated at 4.8 V to 6 V with
$\pm 1 \%$ tolerance or can be tied to an external power supply that voltage range is 4.8 V to 6 V . If the $\mathrm{V}_{\mathrm{CSP}}$ drops below 4.6 V (typically), the internal VCC regulator will automatically turn on to provide power to the internal circuit blocks. The CSP pin should be tied to the CSN pin and be left floating if the switch-over function is not needed.

## Enable Control

The RTQ2105 provides an EN pin, as an external chip enable control, to enable or disable the device. If $\mathrm{V}_{\mathrm{EN}}$ is held below a logic-low threshold voltage ( $\mathrm{V}_{\mathrm{ENL}}$ ), switching is inhibited even if the VIN voltage is above VIN undervoltage lockout threshold ( $\mathrm{V}_{\mathrm{UVLOH}}$ ). If $\mathrm{V}_{\mathrm{EN}}$ is held below 0.4 V , the converter will enter into shutdown mode, that is, the converter is disabled. During shutdown mode, the supply current can be reduced to $I_{\text {SHDN }}$ ( $5 \mu \mathrm{~A}$ or below). If the $\mathrm{V}_{\mathrm{EN}}$ rises above the logic-high threshold voltage $\left(\mathrm{V}_{\mathrm{ENH}}\right)$ while the VIN voltage is higher than $\mathrm{V}_{\mathrm{UVLOH}}$, the device will be turned on, that is, switching being enabled and soft-start sequence being initiated. The current source of EN typically sinks $1.2 \mu \mathrm{~A}$.

## Soft-Start

The soft-start function is used to prevent large inrush currents while the converter is being powered up. The RTQ2105 provides an SS pin so that the soft-start time can be programmed by selecting the value of the external soft-start capacitor Css connected from the SS pin to ground. During the start-up sequence, the soft-start capacitor is charged by an internal current source Iss (typically, $6 \mu \mathrm{~A}$ ) to generate a soft-start ramp voltage as a reference voltage to the PWM comparator. If the output is for some reasons pre-biased to a certain voltage during start-up, the device will not turn on high-side MOSFET switch until the voltage difference between SS pin and FB pin is larger than 400 mV ( i.e. $\mathrm{V}_{\mathrm{SS}}-\mathrm{V}_{\mathrm{FB}}>400 \mathrm{mV}$, typically). And only when this ramp voltage is higher than the feedback voltage $\mathrm{V}_{\mathrm{FB}}$, the switching will be resumed. The output voltage can then ramp up smoothly to its targeted regulation voltage, and the converter can have a monotonic smooth start-up. For soft-start control, the SS pin should never be left unconnected. After the $\mathrm{V}_{\mathrm{ss}}$ rises above 2 V (typically), the PGOOD pin will be in high impedance and $V_{\text {PGOOD }}$ will be held high. The typical start-
up waveform shown in Figure 2 indicate the sequence and timing between the output voltage and related voltage.


Figure 2. Start-Up Sequence

## Power Good Indication

The RTQ2105 features an open-drain power-good output (PGOOD) to monitor the output voltage status. The output delay of comparator prevents false flag operation for short excursions in the output voltage, such as during line and load transients. Pull-up PGOOD with a resistor to $\mathrm{V}_{\mathrm{Cc}}$ or an external voltage below 5.5 V . The power-good function is activated after soft start is finished and is controlled by a comparator connected to the feedback signal $\mathrm{V}_{\mathrm{FB}}$. If $\mathrm{V}_{\mathrm{FB}}$ rises above a power-good high threshold ( $\mathrm{V}_{\mathrm{TH} \text { _PGLH1 }}$ ) (typically $90 \%$ of the reference voltage), the PGOOD pin will be in high impedance and $V_{\text {PGOOD }}$ will be held high after a certain delay elapsed. When $\mathrm{V}_{\mathrm{FB}}$ exceeds $\mathrm{V}_{\text {TH_PGHL1 }}$ (typically $120 \%$ of the reference voltage), the PGOOD pin will be pulled low, moreover, IC turns off highside MOSFET switch and turns on low-side MOSFET switch until the inductor current reaches ISK_L if MODE pin is set high. If the $\mathrm{V}_{\mathrm{FB}}$ is still higher than $\mathrm{V}_{\text {TH_PGHL1 }}$, the high-side MOSFET switch remains prohibited and the lowside MOSFET switch will turn-on again at next cycle. If MODE pin is set low, IC turns off low-side MOSFET switch once the inductor current reaches zero current unless $\mathrm{V}_{\text {BOOT-sw }}$ is too low. For $\mathrm{V}_{\mathrm{FB}}$ higher than $\mathrm{V}_{\text {TH_PGHL1 }}$, $V_{\text {PGOOD }}$ can be pulled high again if $\mathrm{V}_{\mathrm{FB}}$ drops back by a power-good high threshold ( $\mathrm{V}_{\text {TH_PGLH2 }}$ ) (typically $117 \%$ of the reference voltage). When $\mathrm{V}_{\mathrm{FB}}$ fall short of power-good low threshold ( $\mathrm{V}_{\text {TH_PGHL2 }}$ ) (typically $85 \%$ of the reference voltage), the PGOOD pin will be pulled low. Once being
started-up, if any internal protection is triggered, PGOOD will be pulled low to ground. The internal open-drain pulldown device ( $10 \Omega$, typically) will pull the PGOOD pin low. The power good indication profile is shown in Figure 3.


Figure 3. The Logic of PGOOD

## Spread-Spectrum Operation

Due to the periodicity of the switching signals, the energy concentrates in one particular frequency and also in its harmonics. These levels or energy is radiated and therefore this is where a potential EMI issue arises. The RTQ2105 have optional spread-spectrum function and SSP_EN pin can be programmed to turn on/off the spread spectrum, further simplifying compliance with the CISPR and automotive EMI requirements. The spread spectrum can be active when soft-start is finished and zero-current is not detected. If $\mathrm{V}_{\text {SSP_EN }}$ rises above a logic-high threshold voltage 2 V of the SSP_EN input, the device enable spread spectrum operation. The spread-spectrum is implemented by a pseudo random sequence and uses $+6 \%$ spread of the switching frequency. For example, when the RTQ2105 is programmed to 2.1 MHz , the frequency will vary from 2.1 MHz to 2.226 MHz . Therefore, the RTQ2105 still guarantees that the 2.1 MHz switching frequency setting does not drop into the AM band limit of 1.8 MHz . However, the spread spectrum can't be active when the device is synchronized with an external clock by MODE/SYNC pin.

## Input Under-Voltage Lockout

In addition to the EN pin, the RTQ2105 also provides enable control through the VIN pin. If $\mathrm{V}_{\mathrm{EN}}$ rises above $\mathrm{V}_{\mathrm{ENH}}$ first, switching will still be inhibited until the VIN voltage rises above $\mathrm{V}_{\text {uvloн. }}$. It is to ensure that the internal regulator is ready so that operation with not-fully-enhanced internal

MOSFET switches can be prevented. After the device is powered up, if the VIN voltage goes below the UVLO falling threshold voltage VuvLol, this switching will be inhibited; if VIN voltage rises above the UVLO rising threshold ( $\mathrm{V}_{\mathrm{UVLOH}}$ ), the device will resume switching. Note that $\mathrm{V}_{\text {IN }}$ $=3 \mathrm{~V}$ is only design for cold crank requirement, normal input voltage should be larger than Vuvloh threshold to turn on.

## High-Side Switch Peak Current-Limit Protection

The RTQ2105 includes a cycle-by-cycle high-side switch peak current-limit protection against the condition that the inductor current increasing abnormally, even over the inductor saturation current rating. The high-side MOSFET switch peak current limit of the RTQ2105 is adjustable by placing a resistor on the RLIM pin. The recommended resistor value is ranging from $33 \mathrm{k} \Omega$ (for typ. 5.5 A ) to $91 \mathrm{k} \Omega$ (for typ. 2.2A) and it is recommended to use 1\% tolerance or better and temperature coefficient of 100 ppm or less resistors. The inductor current through the high-side MOSFET switch will be measured after a certain amount of delay when the high-side MOSFET switch being turned on. If an over-current condition occurs, the converter will immediately turn off the high-side MOSFET switch and turn on the low-side MOSFET switch to prevent the inductor current exceeding the high-side MOSFET switch peak current limit (lІІм_H).

## Low-Side Switch Current-Limit Protection

The RTQ2105 not only implements the high-side switch peak current limit but also provides the sourcing current limit and sinking current limit for low-side MOSFET switch. With these current protections, the IC can easily control inductor current at both side switch and avoid current runaway for short-circuit condition.

For the low-side MOSFET switch sourcing current limit, there is a specific comparator in internal circuitry to compare the low-side MOSFET switch sourcing current to the low-side MOSFET switch sourcing current limit at the end of every clock cycle. When the low-side MOSFET switch sourcing current is higher than the low-side MOSFET switch sourcing current limit which is high-side MOSFET switch current limit (lıIm_H) multiplied by 0.95 , the new switching cycle is not initiated until inductor
current drops below the low-side MOSFET switch sourcing current limit.

For the low-side MOSFET switch sinking current limit protection, it is implemented by detecting the voltage across the low-side MOSFET switch. If the low-side switch sinking current exceeds the low-side MOSFET switch sinking current limit (ISK_L) (typically, 2A), the converter will immediately turn off the low-side MOSFET switch and turn on the high-side MOSFET switch.

## Output Under-Voltage Protection

The RTQ2105 includes output under-voltage protection (UVP) against over-load or short-circuited condition by constantly monitoring the feedback voltage $\mathrm{V}_{\mathrm{FB}}$. If $\mathrm{V}_{\mathrm{FB}}$ drops below the under-voltage protection trip threshold (typically 50\% of the internal reference voltage), the UV comparator will go high to turn off the high-side MOSFET and then turn off the low-side MOSFET when the inductor current drop to zero. If the output under-voltage condition continues for a period of time, the RTQ2105 enters output under-voltage protection with hiccup mode and discharges the $\mathrm{C}_{\text {sS }}$ by an internal discharging current source $\mathrm{I}_{\text {SS_DIS }}$ (typically, 80nA). During hiccup mode, the device remains shut down. After the $\mathrm{V}_{\mathrm{SS}}$ is discharged to less than 150 mV (typically), the RTQ2105 attempts to re-start up again, the internal charging current source Iss gradually increases the voltage on Css. The high-side MOSFET switch will start switching when voltage difference between SS pin and $F B$ pin is larger than 400 mV ( i.e. $V_{S S}-V_{F B}>400 \mathrm{mV}$, typically). If the output under-voltage condition is not removed, the high-side MOSFET switch stop switching when the voltage difference between SS pin and FB pin is 700 mV ( i.e. $\mathrm{V}_{\mathrm{SS}}-\mathrm{V}_{\mathrm{FB}}=700 \mathrm{mV}$, typically) and then the Iss_dis discharging current source begins to discharge Css.

Upon completion of the soft-start sequence, if the output under-voltage condition is removed, the converter will resume normal operation; otherwise, such cycle for autorecovery will be repeated until the output under-voltage condition is cleared.

Hiccup mode allows the circuit to operate safely with low input current and power dissipation, and then resume normal operation as soon as the over-load or short-circuit
condition is removed. A short circuit protection and recovery profile is shown in Figure 4.

Since the $\mathrm{C}_{\mathrm{Ss}}$ will be discharged to 150 mV when the RTQ2105 enters output under-voltage protection, the first discharging time (tss_DIs1) can be calculated as follow

$$
\mathrm{t}_{\mathrm{SS} \_\mathrm{DIS} 1}=\mathrm{C}_{\mathrm{SS}} \times \frac{\mathrm{V}_{\mathrm{SS}}-0.15}{\mathrm{I}_{\mathrm{SS} \_\mathrm{DIS}}}
$$

The equation below assumes that the $\mathrm{V}_{\mathrm{FB}}$ will be 0 at short-circuited condition and it can be used to calculate the $\mathrm{C}_{\text {ss }}$ discharging time ( $\mathrm{tss}_{\mathrm{s}} \mathrm{DI} \mathrm{IS}_{2}$ ) and charging time ( $\mathrm{t}_{\mathrm{ss}} \mathrm{CH}$ ) during hiccup mode.

$$
\begin{aligned}
& \mathrm{t}_{\text {SS_DIS2 }}=\mathrm{C}_{\text {SS }} \times \frac{0.55}{\mathrm{I}_{\text {SS_DIS }}} \\
& \mathrm{t}_{\mathrm{SS}_{-} \mathrm{CH}}=\mathrm{C}_{S S} \times \frac{0.55}{\mathrm{I}_{\text {SS_CH }}}
\end{aligned}
$$



Figure 4. Short Circuit Protection and Recovery

## Over-Temperature Protection

The RTQ2105 includes an over temperature protection (OTP) circuitry to prevent overheating due to excessive power dissipation. The OTP will shut down switching operation when junction temperature exceeds a thermal shutdown threshold $\mathrm{T}_{\mathrm{SD}}$. Once the junction temperature cools down by a thermal shutdown hysteresis ( $\Delta \mathrm{T}_{\mathrm{SD}}$ ), the IC will resume normal operation with a complete soft-start.

## Pin-Short Protection

The RTQ2105 provides pin-short protection for neighbor pins. The internal protection fuse will be burned out to prevent IC smoke, fire and spark when BOOT pin is shorted to VIN pin.

## Application Information

Richtek's component specification does not include the following information in the Application Information section. Thereby no warranty is given regarding its validity and accuracy. Customers should take responsibility to verify their own designs and reserve suitable design margin to ensure the functional suitability of their components and systems.

A general RTQ2105 application circuit is shown in typical application circuit section. External component selection is largely driven by the load requirement and begins with the selection of operating mode by setting the $\mathrm{V}_{\text {MODE/SYNC }}$ and the operating frequency by using external resistor $\mathrm{R}_{\mathrm{T}}$. Next, the inductor L , the input capacitor $\mathrm{C}_{\mathrm{IN}}$, and the output capacitor Cout are chosen. Next, feedback resistors and compensation circuit are selected to set the desired output voltage and crossover frequency. Next, the internal regulator capacitor $\mathrm{C}_{V C c}$ and the bootstrap capacitor $\mathrm{C}_{\text {воот }}$ can be selected. Finally, the remaining external components can be selected for functions such as the EN, external soft-start, PGOOD, inductor peak current limit, synchronization, spread spectrum, average current limit, and adjustable output voltage with cable drop compensation.

## FPWM/PSM Selection

The RTQ2105 provides an MODE/SYNC pin for ForcedPWM Mode (FPWM) and Power Saving Mode (PSM) operation selection at light load. To optimize efficiency at light loads, the RTQ2105 can be set in PSM. The $\mathrm{V}_{\text {MODE/ }}$ sYNc is held below a logic-low threshold voltage ( $\mathrm{V}_{\mathrm{IL}}$ _SYNC) of the MODE/SYNC input, that is, with the MODE/SYNC pin floating or pull low, the device operates in PSM at light load to improve light load efficiency. If it is necessary to keep switching harmonics out of the signal band, the RTQ2105 can operate in FPWM. The device is locked in PWM mode when $V_{\text {MODE/SYNC }}$ rises above a logic-high threshold voltage ( $\mathrm{V}_{\mathrm{IH}}$ SYNC $)$ of the MODE/SYNC input. The FPWM trades off reduced light load efficiency for low output voltage ripple, tight output voltage regulation, fast transient response, and constant switching frequency.

## Switching Frequency Setting

The RTQ2105 offers adjustable switching frequency setting and the switching frequency can be set by using external resistor $\mathrm{R}_{\mathrm{T}}$. Switching frequency range is from 300 kHz to 2.2 MHz . Selection of the operating frequency is a trade-
off between efficiency and component size. High frequency operation allows the use of smaller inductor and capacitor values. Operation at lower frequencies improves efficiency by reducing internal gate charge and transition losses, but requires larger inductance values and/or capacitance to maintain low output ripple voltage. An additional constraint on operating frequency are the minimum ontime and minimum off-time. The minimum on-time, ton_min, is the smallest duration of time in which the high-side switch can be in its "on" state. This time is 60ns (typically). In continuous mode operation, the minimum on-time limit imposes a maximum operating frequency, $f_{S W}$ _MAX, of :

$$
\mathrm{f}_{\mathrm{SW}, \mathrm{MAX}}(\mathrm{MHz})=\frac{\mathrm{V}_{\mathrm{OUT}}(\mathrm{~V})}{\mathrm{t}_{\mathrm{ON} \_ \text {MIN }}(\mu \mathrm{s}) \times \mathrm{V}_{\text {IN_MAX }}(\mathrm{V})}
$$

where $\mathrm{V}_{\text {IN_MAX }}$ is the maximum operating input voltage. The minimum off-time, toff MIN, is the smallest amount of time that the RTQ2105 is capable of turning on the lowside MOSFET switch, tripping the current comparator and turning the MOSFET switch back off. The minimum offtime is 65 ns (typically). If the switching frequency should be constant, the required off time needs to be larger than minimum off time. Below shows minimum off time calculation with loss terms consideration,

where $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})_{\mathrm{H}} \mathrm{H}}(\mathrm{m} \Omega)$ is the on resistance of the high-side MOSFET switch; $R_{D S(O N) \_}$is the on resistance of the low-side MOSFET switch; $\operatorname{DCR}(\mathrm{m} \Omega)$ is the DC resistance of inductor.

Through external resistor $R_{T}$ connect between $R T$ pin and ground to set the switching frequency $\mathrm{f}_{\mathrm{sw}}$. The failure modes and effects analysis (FMEA) consideration is applied to RT pin setting to avoid abnormal switching frequency operation at failure condition. It include failure scenarios of short-circuit to ground and the pin is left open.

The switching frequency will be 2.35 MHz (typically) when the RT pin short to ground and 250kHz (typically) when the pin is left open. The equation below shows the relation between setting frequency and $R_{T}$ value.
$\mathrm{R}_{\mathrm{T}}(\mathrm{k} \Omega)=74296 \times \mathrm{f}_{\mathrm{SW}}{ }^{-1.06}$
where $\mathrm{f}_{\mathrm{sw}}(\mathrm{kHz})$ is the desire setting frequency. It is recommended to use $1 \%$ tolerance or better and temperature coefficient of 100 ppm or less resistors.

The Figure 5 shows the relationship between switching frequency and $R_{T}$ resistor.


Figure 5. Switching Frequency vs. $\mathrm{R}_{\mathrm{T}}$

## Inductor Selection

The inductor selection trade-offs among size, cost, efficiency, and transient response requirements. Generally, three key inductor parameters are specified for operation with the device: inductance value (L), inductor saturation current (ISAT), and DC resistance (DCR).

Agood compromise between size and loss is a 30\% peak-to-peak ripple current to the IC rated current. The switching frequency, input voltage, output voltage, and selected inductor ripple current determines the inductor value as follows :
$L=\frac{\mathrm{V}_{\text {OUT }} \times\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right)}{\mathrm{V}_{\mathrm{IN}} \times \mathrm{fSW}_{\mathrm{SW}} \times \Delta \mathrm{I}_{\mathrm{L}}}$
Larger inductance values result in lower output ripple voltage and higher efficiency, but a slightly degraded transient response. This result in additional phase lag in the loop and reduce the crossover frequency. As the ratio
of the slope-compensation ramp to the sensed-current ramp increases, the current-mode system tilts towards voltage-mode control. Lower inductance values allow for smaller case size, but the increased ripple lowers the effective current limit threshold, increases the AC losses in the inductor and may trigger low-side switch sinking current limit in FPWM. It also cause insufficient slope compensation and ultimately loop instability as duty cycle approaches or exceeds $50 \%$. When duty cycle exceeds $50 \%$, below condition needs to be satisfied :
$2.1 \times$ fsw $(\mathrm{MHz})>\frac{\operatorname{VOUT}(\mathrm{V})}{\mathrm{L}(\mu \mathrm{H})}$
A good compromise among size, efficiency, and transient response can be achieved by setting an inductor current ripple ( $\Delta \mathrm{I}_{\mathrm{L}}$ ) with about $10 \%$ to $50 \%$ of the maximum rated output current (3A).

To enhance the efficiency, choose a low-loss inductor having the lowest possible DC resistance that fits in the allotted dimensions. The inductor value determines not only the ripple current but also the load-current value at which DCM/CCM switchover occurs. The inductor selected should have a saturation current rating greater than the peak current limit of the device. The core must be large enough not to saturate at the peak inductor current (l_PEAK):

$$
\begin{aligned}
& \Delta \mathrm{L}_{\mathrm{L}}=\frac{\mathrm{V}_{\mathrm{OUT}} \times\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\mathrm{OUT}}\right)}{\mathrm{V}_{\text {IN }} \times \mathrm{fSW} \times \mathrm{L}} \\
& \text { LL_PEAK }^{2}=\text { lOUT_MAX }+\frac{1}{2} \Delta \mathrm{l} \text { L }
\end{aligned}
$$

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current. It is recommended to use shielded inductors for good EMI performance.

## Input Capacitor Selection

Input capacitance, $\mathrm{C}_{\mathbb{I N}}$, is needed to filter the pulsating current at the drain of the high-side power MOSFET. $\mathrm{C}_{\mathrm{IN}}$
should be sized to do this without causing a large variation in input voltage. The peak-to-peak voltage ripple on input capacitor can be estimated as equation below :
$\Delta \mathrm{V}_{\text {CIN }}=\mathrm{D} \times$ lout $\times \frac{1-\mathrm{D}}{\mathrm{CIN} \times \text { fSW }}+$ ESR $\times$ lout
where
$\mathrm{D}=\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {IN }} \times \eta}$

Figure 6 shows the $\mathrm{C}_{\mathbb{I N}}$ ripple current flowing through the input capacitors and the resulting voltage ripple across the capacitors.

For ceramic capacitors, the equivalent series resistance (ESR) is very low, the ripple which is caused by ESR can be ignored, and the minimum value of effective input capacitance can be estimated as equation below :
CIN_MIN $=$ loUT_MAX $\times \frac{D(1-D)}{\Delta V_{\text {CIN_MAX }} \times \text { fSW }}$
Where $\Delta V_{\text {CIN_MAX }} \leq 200 \mathrm{mV}$


Figure 6. $\mathrm{C}_{\mathrm{IN}}$ Ripple Voltage and Ripple Current
In addition, the input capacitor needs to have a very low ESR and must be rated to handle the worst-case RMS input current. The RMS ripple current ( $\mathrm{I}_{\mathrm{RMS}}$ ) of the regulator can be determined by the input voltage $\left(\mathrm{V}_{\mathbb{I N}}\right)$, output voltage ( $\mathrm{V}_{\text {OUt }}$ ), and rated output current (lout) as the following equation :
$I_{\text {RMS }} \cong$ IOUT_MAX $\times \frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {IN }}} \times \sqrt{\frac{\mathrm{V}_{\text {IN }}}{\mathrm{VOUT}}-1}$
From the above, the maximum RMS input ripple current occurs at maximum output load, which will be used as the requirements to consider the current capabilities of the input capacitors. The maximum ripple voltage usually
occurs at $50 \%$ duty cycle, that is, $\mathrm{V}_{\text {IN }}=2 \times \mathrm{V}_{\text {OUT }}$. It is commonly to use the worse $\mathrm{I}_{\text {RMS }} \cong 0.5 \times$ lout_MAX at $\mathrm{V}_{\mathrm{IN}}=$ $2 x$ Vout for design. Note that ripple current ratings from capacitor manufacturers are often based on only 2000 hours of life which makes it advisable to further de-rate the capacitor, or choose a capacitor rated at a higher temperature than required.

Several capacitors may also be paralleled to meet size, height and thermal requirements in the design. For low input voltage applications, sufficient bulk input capacitance is needed to minimize transient effects during output load changes.

Ceramic capacitors are ideal for switching regulator applications due to its small, robust and very low ESR. However, care must be taken when these capacitors are used at the input. A ceramic input capacitor combined with trace or cable inductance forms a high quality (under damped) tank circuit. If the RTQ2105 circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the device's rating. This situation is easily avoided by placing the low ESR ceramic input capacitor in parallel with a bulk capacitor with higher ESR to damp the voltage ringing.

The input capacitor should be placed as close as possible to the VIN pin, with a low inductance connection to the PGND of the IC. It is recommended to connect a $4.7 \mu \mathrm{~F}$, X7R capacitors between VIN pin to PGND pin for 2.1 MHz switching frequency. The larger input capacitance is required when a lower switching frequency is used. For filtering high frequency noise, additional small capacitor $0.1 \mu \mathrm{~F}$ should be placed close to the part and the capacitor should be 0402 or 0603 in size. X7R capacitors are recommended for best performance across temperature and input voltage variations.

## Output Capacitor Selection

The selection of Cout is determined by considering to satisfy the voltage ripple and the transient loads. The peak-to-peak output ripple, $\Delta \mathrm{V}_{\text {OUT }}$, is determined by :
$\Delta V_{\text {OUT }}=\Delta \mathrm{LL}\left(E S R+\frac{1}{8 \times \mathrm{fSW} \times \mathrm{COUT}}\right)$
Where the $\Delta I_{L}$ is the peak-to-peak inductor ripple current. The output ripple is highest at maximum input voltage
since $\Delta I_{\mathrm{L}}$ increases with input voltage. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements.

Regarding to the transient loads, the $\mathrm{V}_{\text {SAG }}$ and $\mathrm{V}_{\text {SOAR }}$ requirement should be taken into consideration for choosing the effective output capacitance value. The amount of output sag/soar is a function of the crossover frequency factor at PWM, which can be calculated from below.
$\mathrm{V}_{\mathrm{SAG}}=\mathrm{V}_{\mathrm{SOAR}}=\frac{\Delta \mathrm{l}_{\mathrm{OUT}}}{2 \times \pi \times \mathrm{C}_{\mathrm{OUT}} \times \mathrm{f}_{\mathrm{C}}}$
Ceramic capacitors have very low equivalent series resistance (ESR) and provide the best ripple performance. The recommended dielectric type of the capacitor is X7R best performance across temperature and input voltage variations. The variation of the capacitance value with temperature, DC bias voltage and switching frequency needs to be taken into consideration. For example, the capacitance value of a capacitor decreases as the DC bias across the capacitor increases. Be careful to consider the voltage coefficient of ceramic capacitors when choosing the value and case size. Most ceramic capacitors lose $50 \%$ or more of their rated value when used near their rated voltage.

Transient performance can be improved with a higher value output capacitor. Increasing the output capacitance will also decrease the output voltage ripple.

## Output Voltage Programming

The output voltage can be programmed by a resistive divider from the output to ground with the midpoint connected to the FB pin. The resistive divider allows the FB pin to sense a fraction of the output voltage as shown in Figure 7. The output voltage is set according to the following equation :
$V_{\text {OUT }}=V_{\text {REF_C }} \times\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right)$
where the reference voltage of constant voltage control $\mathrm{V}_{\text {REF_CV}}$, is 0.8 V (typically).


Figure 7. Output Voltage Setting
The placement of the resistive divider should be within 5 mm of the FB pin. The resistance of R2 is not larger than $170 \mathrm{k} \Omega$ for noise immunity consideration. The resistance of R1 can then be obtained as below :

$$
\mathrm{R} 1=\frac{\mathrm{R} 2 \times\left(\mathrm{V}_{\text {OUT }}-\mathrm{V}_{\text {REF_C }}\right)}{\text { VREF_CV }}
$$

For better output voltage accuracy, the divider resistors (R1 and R2) with $\pm 1 \%$ tolerance or better should be used. For general CV regulation without switch-over, cable drop compensation and CC regulation, the CSP pin should be tied to the CSN pin and be left floating in order to avoid the output voltage inaccuracy. Note that the resistance of R1 relates to cable drop compensation setting. The resistance of R1 should be designed to match the needs of the voltage drop application, see the adjustable output voltage with cable drop compensation section.

## Compensation Network Design

The purpose of loop compensation is to ensure stable operation while maximizing the dynamic performance. An undercompensated system may result in unstable operations. Typical symptoms of an unstable power supply include: audible noise from the magnetic components or ceramic capacitors, jittering in the switching waveforms, oscillation of output voltage, overheating of power FETs and so on.

In most cases, the peak current mode control architecture used in the RTQ2105 only requires two external components to achieve a stable design as shown in Figure 8. The compensation can be selected to accommodate any capacitor type or value. The external compensation also allows the user to set the crossover frequency and optimize the transient performance of the device. Around the crossover frequency the peak current mode control (PCMC) equivalent circuit of Buck converter can be
simplified as shown in Figure 9. The method presented here is easy to calculate and ignores the effects of the slope compensation that is internal to the device. Since the slope compensation is ignored, the actual cross over frequency will usually be lower than the crossover frequency used in the calculations. It is always necessary to make a measurement before releasing the design for final production. Though the models of power supplies are theoretically correct, they cannot take full account of circuit parasitic and component nonlinearity, such as the ESR variations of output capacitors, then on linearity of inductors and capacitors, etc. Also, circuit PCB noise and limited measurement accuracy may also cause measurement errors. A Bode plot is ideally measured with a network analyzer while Richtek application note AN038 provides an alternative way to check the stability quickly and easily. Generally, follow the following steps to calculate the compensation components :

1. Set up the crossover frequency, $f_{c}$. For stability purposes, our target is to have a loop gain slope that is $-20 \mathrm{~dB} /$ decade from a very low frequency to beyond the crossover frequency. In general, one-twentieth to onetenth of the switching frequency ( $5 \%$ to $10 \%$ of $\mathrm{fsw}^{\text {s }}$ ) is recommended to be the crossover frequency. Do "NOT" design the crossover frequency over 80 kHz when switching frequency is larger than 800 kHz . For dynamic purposes, the higher the bandwidth, the faster the load transient response. The downside to high bandwidth is that it increases the regulators susceptibility to board noise which ultimately leads to excessive falling edge jitter of the switch node voltage.
2. R $\mathrm{R}_{\text {COMP }}$ can be determined by :

$\times \frac{\mathrm{R} 1+\mathrm{R} 2}{\mathrm{R} 2}$
where gm is the error amplifier gain of trans-conductance ( $950 \mu \mathrm{~A} / \mathrm{V}$ )
gm_cs is COMP to current sense (5.6A/V)
3. A compensation zero can be placed at or before the dominant pole of buck which is provided by output capacitor and maximum output loading $\left(R_{L}\right)$. Calculate Cсомр:
$\mathrm{C}_{\text {COMP }}=\frac{\mathrm{R}_{\mathrm{L}} \times \text { COUT }}{\mathrm{R}_{\text {COMP }}}$
4. The compensation pole is set to the frequency at the ESR zero or $1 / 2$ of the operating frequency. Output capacitor and its ESR provide a zero and optional $\mathrm{C}_{\text {COMP2 }}$ can be used to cancel this zero.

$$
\mathrm{C}_{\mathrm{COMP}}=\frac{\mathrm{R}_{\mathrm{ESR}} \times \mathrm{C}_{\mathrm{OUT}}}{\mathrm{R}_{\mathrm{COMP}}}
$$

If $1 / 2$ of the operating frequency is lower than the ESR zero, the compensation pole set at $1 / 2$ of the operating frequency.

$$
\mathrm{C}_{\mathrm{COMP} 2}=\frac{1}{2 \pi \times \mathrm{fp} \times \mathrm{R}_{\mathrm{COMP}}}
$$

Note : Generally, Ccomp2 is an optional component to be used to enhance noise immunity.


Figure 8. External Compensation Components


Figure 9. Simplified Equivalent Circuit of Buck with PCMC

## Internal Regulator

The device integrates a 5 V linear regulator (VCC) that is supplied by VIN and provides power to the internal circuitry. The internal regulator operates in low dropout mode when $\mathrm{V}_{\mathrm{IN}}$ is below 5 V . The $\mathrm{V}_{\mathrm{Cc}}$ can be used as the PGOOD pull-up supply but it is "NOT" allowed to power other device or circuitry. The VCC pin must be bypassed to ground with a minimum effective capacitance $3 \mu \mathrm{~F}$ capacitor. In many applications, a $10 \mu \mathrm{~F}$ X7R is recommended and it needs to be placed as close as possible to the VCC pin. Be careful to account for the voltage coefficient of ceramic capacitors when choosing the value and case size. Many ceramic capacitors lose 50\% or more of their rated value when used near their rated voltage.

## Bootstrap Driver Supply

The bootstrap capacitor ( $\mathrm{C}_{\text {воот }}$ ) between BOOT pin and SW pin is used to create a voltage rail above the applied input voltage, $\mathrm{V}_{\mathrm{IN}}$. Specifically, the bootstrap capacitor is charged through an internal diode to a voltage equal to approximately $\mathrm{V}_{\mathrm{Cc}}$ each time the low-side switch is turned on. The charge on this capacitor is then used to supply the required current during the remainder of the switching cycle. For most applications a $0.1 \mu \mathrm{~F}, 0603$ ceramic capacitor with $\mathrm{X7R}$ is recommended and the capacitor should have a 6.3 V or higher voltage rating.

## External Bootstrap Diode (Option)

It is recommended to add an external bootstrap diode between an external 5 V voltage supply and the BOOT pin to improve enhancement of the high-side MOSFET switch and improve efficiency when the input voltage is below 5.5 V , the recommended application circuit is shown in Figure 10. The bootstrap diode can be a low-cost one, such as 1 N 4148 or BAT54. The external 5 V can be a fixed 5 V voltage supply from the system, or a 5 V output voltage generated by the RTQ2105. Note that the $\mathrm{V}_{\text {воот-sw }}$ must be lower than 5.5 V . Figure 11 shows efficiency comparison between with and without Bootstrap Diode.


Figure 10. External Bootstrap Diode


Figure 11. Efficiency Comparison between with and without Bootstrap Diode

## External Bootstrap Resistor (Option)

The gate driver of an internal power MOSFET, utilized as a high-side MOSFET switch, is optimized for turning on the switch not only fast enough for reducing switching power loss, but also slow enough for minimizing EMI. The EMI issue is worse when the switch is turned on rapidly due to high di/dt noises induced. When the highside MOSFET switch is being turned off, the SW node will be discharged relatively slowly by the inductor current due to the presence of the dead time when both the highside and low-side MOSFET switches are turned off.

In some cases, it is desirable to reduce EMI further, even at the expense of some additional power dissipation. The turn-on rate of the high-side MOSFET switch can be slowed by placing a small bootstrap resistor $\mathrm{R}_{\text {BOOT }}$ between the BOOT pin and the external bootstrap capacitor as shown in Figure 12. The recommended range for the $\mathrm{R}_{\text {BOOT }}$ is several ohms to 10 ohms and it could be 0402 or 0603 in size.

This will slow down the rates of the high-side MOSFET switch turn-on and the rise of $\mathrm{V}_{\mathrm{SW}}$. In order to improve EMI performance and enhancement of the internal MOSFET switch, the recommended application circuit is shown in Figure 13, which includes an external bootstrap diode for charging the bootstrap capacitor and a bootstrap resistor $\mathrm{R}_{\text {Bоот }}$ being placed between the BOOT pin and the capacitor/diode connection.


Figure 12. External Bootstrap Resistor at the BOOT Pin


Figure 13. External Bootstrap Diode and Resistor at the BOOT Pin

## EN Pin for Start-Up and Shutdown Operation

For automatic start-up, the EN pin, with high-voltage rating, can be connected to the input supply $\mathrm{V}_{\mathrm{IN}}$ directly. The large built-in hysteresis band makes the EN pin useful for simple delay and timing circuits. The EN pin can be externally connected to $\mathrm{V}_{\mathrm{IN}}$ by adding a resistor $\mathrm{R}_{\text {EN }}$ and a capacitor $C_{E N}$, as shown in Figure 14, to have an additional delay. The time delay can be calculated with the EN's internal threshold, at which switching operation begins (typically 1.25 V ).

An external MOSFET can be added for the EN pin to be logic-controlled, as shown in Figure 15. In this case, a pull-up resistor, $\mathrm{R}_{\text {EN }}$, is connected between VIN and the EN pin. The MOSFET Q1 will be under logic control to pull down the EN pin. To prevent the device being enabled when $\mathrm{V}_{\mathrm{IN}}$ is smaller than the $\mathrm{V}_{\text {out }}$ target level or some other desired voltage level, a resistive divider ( $\mathrm{R}_{\mathrm{EN} 1}$ and $R_{E N 2}$ ) can be used to externally set the input under-voltage lockout threshold, as shown in Figure 16.


Figure 14. Enable Timing Control


Figure 15. Logic Control for the EN Pin


Figure 16. Resistive Divider for Under-Voltage Lockout Threshold Setting

## Soft-Start

The RTQ2105 provides adjustable soft-start function. The soft-start function is used to prevent large inrush current while converter is being powered-up. For the RTQ2105, the soft-start timing can be programmed by the external capacitor $\mathrm{C}_{\text {ss }}$ between SS pin and ground. An internal current source $I_{s s}(6 \mu A)$ charges an external capacitor to build a soft-start ramp voltage. The $\mathrm{V}_{\mathrm{FB}}$ will track the internal ramp voltage during soft start interval. The typical soft start time which is $\mathrm{V}_{\text {out }}$ rise from zero to $90 \%$ of setting value is calculated as follows :

$$
\mathrm{t}_{\mathrm{SS}}=\mathrm{C}_{\mathrm{SS}} \times \frac{0.8}{\mathrm{ISS}}
$$

Please be aware that the system design should allocate a margin for the minimum capacitance of $\mathrm{C}_{\mathrm{ss}}$ to avoid the possibility of a failure to boot up within the soft-start period, which could occur due to a design with a slow compensation bandwidth. Additionally, for proper device operation, it is essential that the minimum soft-start time (tss_min) exceeds $500 \mu \mathrm{~s}$.

If a heavy load is added to the output with large capacitance, the output voltage will never enter regulation because of UVP. Thus, the device remains in hiccup operation. The $\mathrm{C}_{s s}$ should be large enough to ensure softstart period ends after Cout is fully charged.
$C_{S S} \geq C_{\text {OUT }} \times \frac{I S S \times V_{\text {OUT }}}{0.8 \times I_{\text {COUT_CHG }}}$
where $\mathrm{I}_{\text {cout_chg }}$ is the Cout charge current which is related to the switching frequency, inductance, high side MOSFET switch peak current limit and load current.

## Power-Good Output

The PGOOD pin is an open-drain power-good indication output and is to be connected to an external voltage source through a pull-up resistor.

The external voltage source can be an external voltage supply below 5.5 V , $\mathrm{V}_{\mathrm{CC}}$ or the output of the RTQ2105 if the output voltage is regulated under 5.5 V . It is recommended to connect a $100 \mathrm{k} \Omega$ between external voltage source to PGOOD pin.

## Inductor Peak Current Limit Setting

The current limit of high-side MOSFET switch is adjustable by an external resistor connected to the RLIM pin. The recommended resistor value is ranging from $33 \mathrm{k} \Omega$ (for typ. 5.5 A ) to $91 \mathrm{k} \Omega$ (for typ. 2.2 A ) and it is recommended to use $1 \%$ tolerance or better and temperature coefficient of 100 ppm or less resistors. When the inductor current reaches the current limit threshold, the $\mathrm{V}_{\text {comp }}$ will be clamped to limit the inductor current. Inductor current ripple current also should be considered into current limit setting. It recommends setting the current limit minimum is 1.2 times as high as the peak inductor current. Current limit minimum value can be calculate as below :

Current limit minimum $=\left(\right.$ lout $\left._{\text {(MAX }}\right)+1 / 2$ inductor current ripple) $\times 1.2$. Through external resistor $\mathrm{R}_{\text {LIM }}$ connect to RLIM pin to setting the current limit value.

The current limit value below offer approximate formula equation :
$R_{\text {LIM }}(k \Omega)=\frac{178.8}{\mathrm{I}_{\text {SET }}-0.2531}-1$

Where $I_{\text {SET }}$ is the desire current limit value (A)
The failure modes and effects analysis (FMEA) consideration is also applied to RLIM pin setting to avoid abnormal current limit operation at failure condition. It includes failure scenarios of short-circuit to ground and the pin is left open. The inductor peak current limit will be 6.2A (typically) when the RLIM pin short to ground and 1.4A (typically) when the pin is left open. Note that the inductor peak current limit variation increases as the tolerance of $R_{\text {LIM }}$ increases. As the $R_{\text {LIM }}$ value is small, the inductor peak current limit will probably be operated as RLIM pin short to ground, and vice versa. The R $\mathrm{R}_{\mathrm{LIM}}$ variation range is limited from $30 \mathrm{k} \Omega$ to $100 \mathrm{k} \Omega$ to eliminate the undesired inductor peak current limit. When choosing a $\mathrm{R}_{\text {LIM }}$ other than the recommended range, please make sure that there is no problem by evaluating it with real machine.

## Synchronization

The RTQ2105 can be synchronized with an external clock ranging from 300 kHz to 2.2 MHz which is applied to the MODE/SYNC pin. The external clock duty cycle must be from $20 \%$ to $80 \%$ and amplitude should have valleys that are below $\mathrm{V}_{\text {IL_SYNC }}$ and peaks above $\mathrm{V}_{\text {IH_SYNC }}$ (up to 6 V ). The RTQ2105 will not enter PSM operation at light load while synchronized to an external clock, but instead will operate in FPWM to maintain regulation.

## Average Current Limit

The RTQ2105 implements Constant Current Control to achieve average current limit. The constant current of CC mode control is set by external sense resistance (RSENSE).

The average current is set according to the following equation :
Average Current Limit $=\frac{V_{\text {REF_CC }}}{R_{\text {SENSE }}}$
where the reference voltage of constant current regulation $V_{\text {REF_Cc }}$, is 100 mV (typically) and the $V_{\text {REF_CC }}$ variation is around $\pm 10 \%$. The average current limit function is recommended to operate with CSP and CSN voltages range from 3.3 V to 6 V .

## Adjustable Output Voltage with Cable Drop

 Compensation (for $\mathrm{V}_{\text {Out }}=5 \mathrm{~V}$ only)The RTQ2105 provides cable drop compensation function at CV regulation. If the trace from the RTQ2105 output terminator to the load is too long, there will be a voltage drop on the long trace which is variable with load current. The RTQ2105 is capable of compensating the output voltage drop to keep a constant voltage at load, whatever the load current is.

The compensation voltage ( $\mathrm{V}_{\text {O_OFFSET }}$ ) is based on cable drop compensation current (lı) and divide upper side resistor R1, which can be calculated as following formula :
$\mathrm{V}_{\mathrm{O} \text { _OFFSET }}=\mathrm{I}_{\mathrm{LC}} \times \mathrm{R} 1$
The cable drop compensation current variation is $\pm 10 \%$, and it is a function of current sense voltage $\left(\mathrm{V}_{\mathrm{CS}}\right)$ :
$\mathrm{L}_{\mathrm{LC}}(\mu \mathrm{A})=21 \times\left(\mathrm{V}_{\mathrm{CS}}-0.00476\right)$
where current sense voltage is the voltage difference between CSP pin and CSN pin, that is the voltage across a current sense resistor (RSENSE). The Figure 17 shows the relationship between cable drop compensation current ( $\mathrm{L}_{\mathrm{LC}}$ ) and $\mathrm{V}_{\mathrm{Cs}}$.


Figure 17. $\mathrm{I}_{\mathrm{LC}}$ vs. $\mathrm{V}_{\mathrm{CSP}}-\mathrm{V}_{\mathrm{CSN}}$
According to the formula above, the desired compensation voltage which is set at rated output current can be calculated as below.
$\mathrm{V}_{\text {O_OFFSET }}=21 \times\left(\mathrm{R}_{\text {SENSE }} \times \mathrm{I}_{\text {OUT }}-0.00476\right) \times 10^{-6} \times \mathrm{R} 1$ where lout is the rated output current.

Choose the RSENSE with rated load current and reserve
some de-rating margin for better thermal and life consideration. The R RENSE selection is suggested between $5 \mathrm{~m} \Omega$ and $30 \mathrm{~m} \Omega$ to minimize power consumption and must also be selected with an appropriate power rating. In order to avoid the undesired CC control loop interruption, the current sense voltage is selected should be the lower value of 100 mV . If the system implements constant current control to achieve average current limit, the R RENSE is set based on the average current limit equation.

Considering CV regulation with cable drop compensation situation, the desire cable drop compensation is 0.5 V at rated 3 A loading and $\mathrm{R}_{\text {SENSE }}$ is selected as $20 \mathrm{~m} \Omega$, the R 1 can be calculated as below :


The resistance of R2 can then be obtained as below :

$$
R 2=\frac{R 1 \times V_{R E F}+C V}{V_{\text {OUT }}-V_{R E F} C V}=80.09 k \Omega
$$

In this case, $431 \mathrm{k} \Omega$ is available for resistance of R1 and $80.6 \mathrm{k} \Omega$ is available for resistance of R2. The R1 and R2 values can be calculated based on above equation. If the R1 and R2 values are too high, the regulator will be more susceptible to noise and voltage errors from the FB input current will be noticeable. Make sure the current flowing through the FB resistive divider is larger than $5 \times 10^{-6}$. In addition, a feed-forward capacitor $\mathrm{C}_{\mathrm{FF}}$ may be required to improve output voltage ripple in PSM.

The power dissipation on sensing resistor will be :
$P_{\text {RSENSE }}=R_{\text {SENSE }} \times I_{\text {OUT }}^{2}=180 \mathrm{~mW}$
Choose current sense resistor power rated with 50\% derating rule of thumb for better heat and life consideration, $1 / 2 \mathrm{~W}$ size is well enough for this case. Hence, the $20 \mathrm{~m} \Omega$, 0.5 W size $\mathrm{R}_{\text {SENSE }}$ is determined and with aid of the cable drop compensation feature, the RTQ2105 can compensate the 0.5 V voltage drop to maintain excellent output voltage accuracy at rated 3A load current. Note that the RSENSE should be connected as close to the CSP and CSN pins with short, direct traces, creating Kelvin connection to ensure that noise and current sense voltage errors do not corrupt the differential current sense signals between the CS and VOUT pins. The cable drop compensation function is recommended to operate with CSP and CSN voltages
range from 3.3 V to 6 V .

## Thermal Consideration

In many applications, the RTQ2105 does not generate much heat due to its high efficiency and low thermal resistance of its WET-WQFN- 24SL $4 \times 4$ package. However, in applications in which the RTQ2105 is running at a high ambient temperature and high input voltage or high switching frequency, the generated heat may exceed the maximum junction temperature of the part.

The junction temperature should never exceed the absolute maximum junction temperature $\mathrm{T}_{\mathrm{J}(\mathrm{MAX})}$, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. If the junction temperature reaches approximately $175^{\circ} \mathrm{C}$, the RTQ2105 stop switching the power MOSFETs until the temperature drops about $15^{\circ} \mathrm{C}$ cooler.

The maximum power dissipation can be calculated by the following formula :
$P_{D(\text { MAX })}=\left(T_{J(\text { MAX })}-T_{A}\right) / \theta_{\text {JA(EFFECTIVE })}$
where $T_{J M A X)}$ is the maximum allowed junction temperature of the die. For recommended operating condition specifications, the maximum junction temperature is $150^{\circ} \mathrm{C} . \mathrm{T}_{\mathrm{A}}$ is the ambient operating temperature, $\theta_{\text {JA(EFFECTIVE) }}$ is the system-level junction to ambient thermal resistance. It can be estimated from thermal modeling or measurements in the system.

The device thermal resistance depends strongly on the surrounding PCB layout and can be improved by providing a heat sink of surrounding copper ground. The addition of backside copper with thermal vias, stiffeners, and other enhancements can also help reduce thermal resistance.

Experiments in the Richtek thermal lab show that simply set $\theta_{\mathrm{JA}(\text { (EFFECTIVE) }}$ as $110 \%$ to $120 \%$ of the $\theta_{\mathrm{JA}}$ is reasonable to obtain the allowed $\mathrm{P}_{\mathrm{D}(\text { MAX })}$.
As an example, consider the case when the RTQ2105 is used in applications where $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$, lout $=3 \mathrm{~A}$, $\mathrm{f}_{\text {Sw }}=2100 \mathrm{kHz}, \mathrm{V}_{\text {Out }}=5 \mathrm{~V}$. The efficiency at $5 \mathrm{~V}, 3 \mathrm{~A}$ is $89.7 \%$ by using Cyntec-VCMT063T-2R2MN5 $(2.2 \mu \mathrm{H}$, $15 \mathrm{~m} \Omega \mathrm{DCR}$ ) as the inductor and measured at room temperature. The core loss can be obtained from its website of 37.1 mW in this case. In this case, the power
dissipation of the RTQ2105 is
$P_{D, R T}=\frac{1-\eta}{\eta} \times$ POUT $-\left(\mathrm{l}_{\mathrm{O}}^{2} \times D C R+P_{\text {CORE }}\right)=1.55 \mathrm{~W}$
Considering the $\theta_{\mathrm{JA}(\text { (EFFECTIVE) }}$ is $38.2^{\circ} \mathrm{C} / \mathrm{W}$ by using the RTQ2105 evaluation board with 4 layers PCB, 2 OZ. Cu on the outer layers and 1 OZ . Cu on the inner layers, the junction temperature of the regulator operating in a $25^{\circ} \mathrm{C}$ ambient temperature is approximately :

$$
\mathrm{T}_{J}=1.55 \mathrm{~W} \times 38.2^{\circ} \mathrm{C} / \mathrm{W}+25^{\circ} \mathrm{C}=84.2^{\circ} \mathrm{C}
$$

Figure 18 shows the RTQ2105 R $\mathrm{R}_{\mathrm{DS}(\text { ON })}$ versus different junction temperature. If the application calls for a higher ambient temperature, we might recalculate the device power dissipation and the junction temperature based on a higher $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ since it increases with temperature.

Using $60^{\circ} \mathrm{C}$ ambient temperature as an example, the change of the equivalent $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ can be obtained from Figure 18 and yields a new power dissipation of 1.658 W . Therefore, the estimated new junction temperature is $\mathrm{T}_{\mathrm{j}}=1.658 \mathrm{~W} \times 38.2^{\circ} \mathrm{C} / \mathrm{W}+60^{\circ} \mathrm{C}=123.3^{\circ} \mathrm{C}$


Figure 18. RTQ2105 RDs(ON) vs. Temperature
If the application calls for a higher ambient temperature and may exceed the recommended maximum junction temperature of $150^{\circ} \mathrm{C}$, care should be taken to reduce the temperature rise of the part by using a heat sink or air flow. Note that the over temperature protection is intended to protect the device during momentary overload conditions. The protection is activated outside of the absolute maximum range of operation as a secondary failsafe and therefore should not be relied upon operationally.

Continuous operation above the specified absolute maximum operating junction temperature may impair device reliability or permanently damage the device.

## Layout Considerations

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the RTQ2105 :

- Four-layer or six-layer PCB with maximum ground plane is strongly recommended for good thermal performance.
- Keep the traces of the main current paths wide and short.
- Place high frequency decoupling capacitor $\mathrm{C}_{\mathrm{IN} 2}$ as close as possible to the IC to reduce the loop impedance and minimize switch node ringing.
- Place the Cvcc as close to VCC pin as possible.
- Place bootstrap capacitor, С $_{\text {воот, }}$ as close to IC as possible. Routing the trace with width of 20 mil or wider.
- Place multiple vias under the device near VIN and PGND and near input capacitors to reduce parasitic inductance and improve thermal performance. To keep thermal resistance low, extend the ground plane as much as possible, and add thermal vias under and near the RTQ2105 to additional ground planes within the circuit board and on the bottom side.
- The high frequency switching nodes, SW and BOOT, should be as small as possible. Keep analog components away from the SW and BOOT nodes.
- Reducing the area size of the SW exposed copper to reduce the electrically coupling from this voltage.
- Connect the feedback sense network behind via of output capacitor.
- Place the feedback components $R_{F B 1} / R_{F B 2} / C_{F F}$ near the IC.
- Place the compensation components $\mathrm{R}_{\mathrm{CP} 1} / \mathrm{C}_{\mathrm{CP} 1} / \mathrm{C}_{\mathrm{CP} 2}$ near the IC.
- Connect all analog grounds to common node and then connect the common node to the power ground with a single point.
- Minimize current sense voltage errors by using Kelvin connection for PCB routing of the CSP pin, CSN pin and current sense resistor ( $\mathrm{R}_{\text {SENSE }}$ ).

Figure 19 to Figure 22 are the layout example which uses $70 \mathrm{~mm} \times 100 \mathrm{~mm}$, four-layer PCB with 2 OZ . Cu on the outer layers and 1 OZ . Cu on the inner layers.


Figure 19. Layout Guide (Top Layer)


Figure 20. Layout Guide (2 Inner Layer)


Figure 21. Layout Guide (3 Inner Layer)


Figure 22. Layout Guide (Bottom Layer)

## Outline Dimension



Note : The configuration of the Pin \#1 identifier is optional, but must be located within the zone indicated.

| Symbol | Dimensions In Millimeters |  | Dimensions In Inches |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |  |  |  |
| A | 0.700 | 0.800 | 0.028 | 0.031 |  |  |  |
| A1 | 0.000 | 0.050 | 0.000 | 0.002 |  |  |  |
| A3 | 0.175 | 0.250 | 0.007 | 0.010 |  |  |  |
| b | 0.200 | 0.300 | 0.008 | 0.012 |  |  |  |
| D | 3.900 | 4.100 | 0.154 | 0.161 |  |  |  |
| D2 | 2.650 | 2.750 | 0.104 | 0.108 |  |  |  |
| E | 3.900 | 4.100 | 0.154 | 0.161 |  |  |  |
| E2 | 2.650 | 2.750 | 0.104 | 0.108 |  |  |  |
| e | 0.500 |  |  |  |  |  | 0.020 |
| L | 0.300 | 0.400 | 0.012 | 0.016 |  |  |  |
| R | 0.050 | 0.150 | 0.002 | 0.006 |  |  |  |
| S | 0.001 | 0.090 | 0.000 | 0.004 |  |  |  |

WET W-Type 24SL QFN 4x4 Package

Footprint Information


| Package | Number of Pin | Footprint Dimension (mm) |  |  |  |  |  |  |  |  | Tolerance |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | P | Ax | Ay | Bx | By | C | D | Sx | Sy |  |
| WET-WQFN4x4-24S | 24 | 0.50 | 4.80 | 4.80 | 3.20 | 3.20 | 0.80 | 0.30 | 2.80 | 2.80 | $\pm 0.05$ |

## Packing Information

Tape and Reel Data


| Package Type | Tape Size <br> $(\mathrm{W} 1)(\mathrm{mm})$ | Pocket Pitch <br> $(\mathrm{P})(\mathrm{mm})$ | Reel Size (A) |  | Units <br> per Reel | Trailer <br> $(\mathrm{mm})$ | Leader <br> $(\mathrm{mm})$ | Reel Width (W2) <br> Min./Max. (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| QFN/DFN <br> $4 \times 4$ | 12 | 8 | 180 | 7 | 1,500 | 160 | 600 | $12.4 / 14.4$ |



| Tape Size | W1 | P |  | B |  | F |  | $\varnothing$ J |  | H |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Max. |
| 12 mm | 12.3 mm | 7.9 mm | 8.1 mm | 1.65 mm | 1.85 mm | 3.9 mm | 4.1 mm | 1.5 mm | 1.6 mm | 0.6 mm |

Tape and Reel Packing

| Step | Photo/Description | Step | Photo/Description |
| :---: | :---: | :---: | :---: | :---: |
| 1 | Reel 7" |  |  |
| 2 |  |  |  |


|  | Reel |  | Box |  |  |  | Carton |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Size | Units | Item | Size(cm) | Reels | Units | Item | Size(cm) | Boxes | Unit |
| QFN/DFN 4x4 | 7" | 1,500 | Box A | 18.3*18.3*8.0 | 3 | 4,500 | Carton A | $38.3 * 27.2 * 38.3$ | 12 | 54,000 |
|  |  |  | Box E | 18.6*18.6*3.5 | 1 | 1,500 | For Combined or Partial Reel. |  |  |  |

## Packing Material Anti-ESD Property

| Surface Resistance | Aluminum Bag | Reel | Cover tape | Carrier tape | Tube | Protection Band |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Omega / \mathrm{cm}^{2}$ | $10^{4}$ to $10^{11}$ | $10^{4}$ to $10^{11}$ | $10^{4}$ to $10^{11}$ | $10^{4}$ to $10^{11}$ | $10^{4}$ to $10^{11}$ | $10^{4}$ to $10^{11}$ |

## Richtek Technology Corporation

14F, No. 8, Tai Yuen $1^{\text {st }}$ Street, Chupei City
Hsinchu, Taiwan, R.O.C.
Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Datasheet Revision History

| Version | Date | Description | Item |
| :--- | :--- | :--- | :--- |
|  |  |  | Features on P1 <br> Ordering Information on P2 <br> Absolute Maximum Ratings on P5 <br> Recommended Operating Conditions on P5 <br> Thermal Information on P5 <br> Electrical Characteristics on P6 |
| 02 | $2023 / 7 / 5$ | Modify |  |
|  |  | Note 4, Note 5 on P8 <br> Application Information on P24 <br> Packing Information on P41, 42, 43 |  |
| $2023 / 9 / 21$ | Modify | General Description on P1 <br> Features on P1 <br> Functional Pin Description on P3 <br> Recommended Operating Conditions on P5 <br> Typical Application Circuit on P10, 11 |  |
| Operation on P20, 24, 25 |  |  |  |
| Application Information on P30 |  |  |  |

