

1.2A, 36V, 2.1MHz Synchronous Step-Down Converter


General Description

The RTQ2132B is a 1.2A, high-efficiency, current mode synchronous step-down converter which is optimized for automotive applications. The device operates with input voltages from 3V to 36V and is protected from load dump transients up to 42V, eases input surge protection design. The device can program the output voltage between 0.8V to V_{IN} . The integrated low $R_{DS(ON)}$ power MOSFETs achieves high efficiency over the wide load range. The peak current mode control with simple external compensation allows the use of small inductors and results in fast transient response and good loop stability.

The RTQ2132B provides complete protection functions such as input under-voltage lockout, output-under voltage protection, over-current protection, and thermal shutdown. Cycle-by-cycle current limit provides protection against shorted outputs and soft-start eliminates input current surge during start-up. The RTQ2132B is available in TSSOP-14 (Exposed Pad) package.

The recommended junction temperature range is -40°C to 150°C.

Ordering Information



Note:

Richtek products are Richtek Green Policy compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.

Features


- AEC-Q100 Grade 1 Qualified
- Wide Input Voltage Range
 - 3V to 36V
- Tight Switching Frequency Variation 2.1MHz ±10% **Over Operating Ambient Temperature**
- 5V Fixed Output Voltage (see Ordering Information for availability)
- Maximum Output Current: 1.2A
- Peak Current Mode Control
- Integrated 200m Ω Switch and 160m Ω Synchronous Rectifier
- Built-In Spread-Spectrum Frequency Modulation for Low EMI
- Externally Adjustable Soft-Start
- Power Good Indication
- Enable Control
- 0.8V ±1.5% CV Reference Accuracy
- Adjacent Pin-Short Protection
- Built-In UVLO, UVP, OTP
- Junction Temperature Range: -40°C to 150°C

Applications

- Automotive Systems
- Car Camera Module and Car Cockpit Systems
- Connected Car Systems
- Point of Load Regulator in Distributed Power Systems
- Digital Set Top Boxes
- Broadband Communications

Pin Configuration

(TOP VIEW)



TSSOP-14 (Exposed Pad)



Marking Information

RTQ2132BGCP-QT

RTQ2132B GCP-QTYMDNN RTQ2132BGCP-QT: Product Number

YMDNN: Date Code

RTQ2132B-50GCP-QT

RTQ2132B50 GCP-QTYMDNN RTQ2132B50GCP-QT: Product Number

YMDNN: Date Code

Functional Pin Description


Pin No.	Pin Name	Pin Function		
1	VIN	Power input. The input voltage range is from 3V to 36V after soft-start is finished. Connect input capacitors between this pin and PGND. It is recommended to use a $2.2\mu F$, X7R and a $0.1\mu F$, X7R capacitors.		
2, 5, 11	NC	No internal connection.		
3	воот	Bootstrap capacitor connection node to supply the high-side gate driver. Connect a 0.1µF, X7R ceramic capacitor between this pin and SW pin.		
4	sw	Switch node. SW is the switching node that supplies power to the output and connect the output LC filter from SW to the output load.		
6	PGND	Power ground.		
7	ss	Soft-start capacitor connection node. Connect an external capacitor between this pin and ground to set the soft-start time.		
8	AGND	Analog ground.		
9	СОМР	Compensation node. Connect external compensation elements to this pin to stabilize the control loop.		
10	FB/VS	Output voltage sense. There are two output voltage setting options : one is that trimmed output voltage options for a fixed output voltage are available for the VS pin, and the other is through a resistive divider to sense the output voltage at the FB pin. The feedback reference voltage is 0.8V typically.		
12	EN	Enable control input. A logic-high enables the converter; a logic-low forces the device into shutdown mode.		
13	PGOOD	Open-drain power-good indication output. Once soft-start is finished, PGOOD will be pulled low to ground if any internal protection is triggered.		
14	VCC	Linear regulator output. VCC is the output of the internal 5V linear regulator powered by VIN. Decouple with a $1\mu F,X7R$ ceramic capacitor from VCC to ground for normal operation.		
15 (Exposed Pad)	PAD	Exposed pad. The exposed pad is internally unconnected and must be soldered to a large PGND plane. Connect this PGND plane to other layers with thermal vias to help dissipate heat from the device.		

www.richtek.com




Functional Block Diagram

Adjustable Output Voltage



Fixed 5V Output Voltage





Operation

Control Loop

The RTQ2132B is a high efficiency step down converter utilizes the peak current mode control. An internal oscillator initiates turn-on of the high-side MOSFET switch. At the beginning of each clock cycle, the internal highside MOSFET switch turns on, allowing current to rampup in the inductor. The inductor current is internally monitored during each switching cycle. The output voltage is sensed on the FB pin via the resistor divider, R1 and R2, and compared with the internal reference voltage (V_{REF}) to generate a compensation signal (V_{COMP}) on the COMP pin. A control signal derived from the inductor current is compared to the voltage at the COMP pin, derived from the feedback voltage. When the inductor current reaches its threshold, the high-side MOSFET switch is turned off and inductor current ramps-down. While the high-side switch is off, inductor current is supplied through the low-side MOSFET switch. This cycle repeats at the next clock cycle. In this way, duty-cycle and output voltage are controlled by regulating inductor current.

Input Voltage Range

The minimum on-time, ton MIN, is the smallest duration of time in which the high-side MOSFET switch can be in its "on" state. Considering the minimum on-time, the allowed maximum input voltage, $V_{\text{IN_MAX}}$, is calculated by :

$$V_{IN_MAX} \ \leq \ \frac{V_{OUT}}{t_{ON\ MIN} \times f_{SW}}$$

where the minimum on-time of the RTQ2132B is 60ns (typically); f_{SW} is the maximum operating frequency. The maximum operating frequency of the RTQ2132B is 2.3MHz.

In contrast, the minimum off-time determines the allowed minimum operating input voltage, V_{IN MIN}, to maintain the fixed frequency operation. The minimum off-time, t_{OFF MIN}, is the smallest amount of time that the RTQ2132B is capable of turning on the low-side MOSFET switch, tripping the current comparator and turning the MOSFET switch back off. Below shows minimum off-time calculation that considers the loss terms,

$$V_{\text{IN_MIN}} \ge \left\lceil \frac{V_{\text{OUT}} + I_{\text{OUT_MAX}} \times \left(R_{\text{DS(ON)_L}} + \text{DCR}\right)}{1 - t_{\text{OFF_MIN}} \times \text{fsw}} \right\rceil$$

+
$$I_{OUT_MAX} \times (R_{DS(ON)_H} - R_{DS(ON)_L})$$

where the minimum off-time of the RTQ2132B is 65ns (typically); R_{DS(ON)} H is the on resistance of the high-side MOSFET switch; R_{DS(ON)} L is the on resistance of the low-side MOSFET switch; DCR is the DC resistance of inductor.

Maximum Duty Cycle Operation

The RTQ2132B is designed to operate in dropout at the high duty cycle approaching 100%. If the operational duty cycle is large and the required off time becomes smaller than minimum off time, the RTQ2132B starts to enable skip off time function and keeps high-side MOSFET switch on continuously. The RTQ2132B implements skip off time function to achieve high duty approaching 100%. Therefore, the maximum output voltage is near the minimum input supply voltage of the application. The input voltage at which the devices enter dropout changes depending on the input voltage, output voltage, switching frequency, load current, and the efficiency of the design.

Please take note that achieving an actual 100% output will only be possible under no-load conditions. In practical scenarios, the ideal maximum output voltage will be equal to the input voltage minus the product of the output current and the maximum high-side MOSFET turn-on resistance. Additionally, when considering a low boot voltage condition, the low-side MOSFET ay be turned on for a certain duration. In this case, the actual V_{OUT} can be expressed as $V_{OUT} = 0.99 x (V_{IN} - I_{OUT(max)} x R_{DSON(max)})$. Therefore, it is advisable to allocate a sufficient design margin to ensure that the target output is maintained under all possible loading current scenarios during the system's operation.

Frequency Foldback

The RTQ2132B implements a frequency foldback function to protect the device at over-load or short-circuited condition, especially higher switching frequencies and input voltages. The switching frequency is divided by 1, 4, and

www.richtek.com

8 as the FB pin voltage falls from 0.8 V to 0 V.

During short-circuit events, the inductor current may exceed the peak current limit because of the high input voltage and the minimum controllable on time. When the output voltage is forced low by the shorted load, the inductor current decreases slowly during the switch off time. The frequency foldback function increases the off time by increasing the switching cycle period and provides more time for the inductor current to ramp down.

The switching frequency is divided by 8, 4, and 1 as the FB pin voltage ramps from 0 to 0.8V. The device implements frequency foldback during normal start-up and fault conditions. The dropout mechanism is also enabled during soft start. The on time can be extended to be longer than one clock cycle, so RTQ2132B can power on at lower input voltage.




Figure 1. Frequency Foldback and Dropout Mechanism during Start-Up

BOOT UVLO

The BOOT UVLO circuit is implemented to ensure a sufficient voltage of BOOT capacitor for turning on the highside MOSFET switch at any condition. The BOOT UVLO usually actives at extremely high conversion ratio. With such conditions, the low-side MOSFET switch may not have sufficient turn-on time to charge the BOOT capacitor. The device monitors BOOT pin capacitor voltage and force to turn on the low-side MOSFET switch when the BOOT to SW voltage falls below V_{BOOT UVLO L} (typically, 2.3V). Meanwhile, the minimum off time is extended to 100ns (typically) hence prolong the BOOT capacitor charging time. The BOOT UVLO is sustained until the $V_{BOOT-SW}$ is higher than V_{BOOT UVLO H} (typically, 2.4V).

Internal Regulator

The device integrates a 5V linear regulator (V_{CC}) that is supplied by VIN and provides power to the internal circuitry. The internal regulator operates in low dropout mode when V_{VIN} is below 5V. The V_{CC} can be used as the PGOOD pull-up supply but it is "NOT" allowed to power other device or circuitry. In many applications, a 1µF, X7R is recommended and it needs to be placed as close as possible to the VCC pin. Be careful to account for the voltage coefficient of ceramic capacitors when choosing the value and case size. Many ceramic capacitors lose 50% or more of their rated value when used near their rated voltage.

Enable Control

The RTQ2132B provides an EN pin, as an external chip enable control, to enable or disable the device. If V_{EN} is held below a logic-low threshold voltage (V_{IL}), switching is inhibited even if the VIN voltage is above VIN undervoltage lockout threshold (V_{UVLO}). If V_{EN} is held below 0.4V, the converter will enter into shutdown mode, that is, the converter is disabled. During shutdown mode, the supply current can be reduced to I_{SHDN} (lower than $10\mu A$). If the EN voltage rises above the logic-high threshold voltage (V_{IH}) while the VIN voltage is higher than V_{UVLO}, the device will be turned on, that is, switching being enabled and soft-start sequence being initiated. When VCC exceeds 5V, the current source typically sinks 1.2µA for V_{EN} < 4V and up to $70\mu A$ for V_{EN} > 4V.

Soft-Start

The soft-start function is used to prevent large inrush currents while the converter is being powered up. The RTQ2132B provides an SS pin so that the soft-start time can be programmed by selecting the value of the external soft-start capacitor CSS connected from the SS pin to AGND. During the start-up sequence, the soft-start capacitor is charged by an internal current source I_{SS} (typically, 6µA) to generate a soft-start ramp voltage as a reference voltage to the PWM comparator. If the output is for some reasons pre-biased to a certain voltage during start-up, the device will not start switching until the voltage difference between SS pin and FB pin is larger than 400mV (i.e. $V_{SS} - V_{FB} > 400 \text{mV}$, typically). And only when this



ramp voltage is higher than the feedback voltage V_{FB}, the switching will be resumed. The output voltage can then ramp up smoothly to its targeted regulation voltage, and the converter can have a monotonic smooth start-up. For soft-start control, the SS pin should never be left unconnected. After the SS pin voltage rises above 2V (typically), the PGOOD pin will be in high impedance and V_{PGOOD} will be held high. The typical start-up waveform shown in Figure 2 indicate the sequence and timing between the output voltage and related voltage.




Figure 2. Start-Up Sequence

Power Good Indication

The RTQ2132B features an open-drain power-good output (PGOOD) to monitor the output voltage status. The output delay of comparator prevents false flag operation for short excursions in the output voltage, such as during line and load transients. Pull-up PGOOD with a resistor to V_{CC} or an external voltage below 5.5V. The power-good function is activated after soft start is finished and is controlled by a comparator connected to the feedback signal V_{FB}. If V_{FB} rises above a power-good high threshold (V_{TH PGLH1}) (typically 90% of the reference voltage), the PGOOD pin will be in high impedance and V_{PGOOD} will be held high after a certain delay elapsed. When VFB fall short of powergood low threshold (V_{TH PGHL2}) (typically 85% of the reference voltage) or exceeds V_{TH PGHL1} (typically 120% of the reference voltage), the PGOOD pin will be pulled low. For V_{FB} higher than V_{TH} PGHL1, V_{PGOOD} can be pulled high again if V_{FB} drops back by a power-good high threshold (V_{TH PGLH2}) (typically 117% of the reference

voltage). Once being started-up, if any internal protection is triggered, PGOOD will be pulled low to GND. The internal open-drain pull-down device (1k Ω , typically) will pull the PGOOD pin low. The power good indication profile is shown in Figure 3.




Figure 3. The Logic of PGOOD

Spread-Spectrum Operation

Due to the periodicity of the switching signals, the energy concentrates in one particular frequency and also in its harmonics. These levels or energy is radiated and therefore this is where a potential EMI issue arises. The RTQ2132B build-in spread-spectrum frequency modulation further helping systems designers with better EMC management. The spread spectrum can be active when soft-start is finished. The spread-spectrum is implemented by a pseudo random sequence and uses +6% spread of the switching frequency, that is, the frequency will vary from 2.1MHz to 2.226MHz. Therefore, the RTQ2132B still guarantees that the 2.1MHz switching frequency does not drop into the AM band limit of 1.8MHz.

Input Under-Voltage Lockout

In addition to the EN pin, the RTQ2132B also provides enable control through the VIN pin. If V_{EN} rises above V_{IH} first, switching will still be inhibited until the VIN voltage rises above V_{UVLO}. It is to ensure that the internal regulator is ready so that operation with not-fully-enhanced internal MOSFET switches can be prevented. After the device is powered up, if the VIN voltage goes below the UVLO falling threshold voltage $(V_{UVLO} - \Delta V_{UVLO})$, this switching will be inhibited; if VIN voltage rises above the UVLO rising threshold (V_{UVLO}), the device will resume switching.

www.richtek.com

High-Side Switch Peak Current-Limit Protection

The RTQ2132B includes a cycle-by-cycle high-side switch peak current-limit protection against the condition that the inductor current increasing abnormally, even over the inductor saturation current rating. The inductor current through the high-side MOSFET switch will be measured after a certain amount of delay when the high-side MOSFET switch being turned on. If an over-current condition occurs, the converter will immediately turn off the high-side MOSFET switch and turn on the low-side MOSFET switch to prevent the inductor current exceeding the high-side MOSFET switch peak current limit (I_{LIM} H).

Low-Side Switch Current-Limit Protection

The RTQ2132B not only implements the high-side switch peak current limit but also provides the sourcing current limit and sinking current limit for low-side MOSFET switch. With these current protections, the IC can easily control inductor current at both side switch and avoid current runaway for short-circuit condition.

For the low-side MOSFET switch sourcing current limit, there is a specific comparator in internal circuitry to compare the low-side MOSFET switch sourcing current to the low-side MOSFET switch sourcing current limit at the end of every clock cycle. When the low-side MOSFET switch sourcing current is higher than the low-side MOSFET switch sourcing current limit (typically,1.6A), the new switching cycle is not initiated until inductor current drops below the low-side MOSFET switch sourcing current limit.

For the low-side MOSFET switch sinking current limit protection, it is implemented by detecting the voltage across the low-side MOSFET switch. If the low-side MOSFET switch sinking current exceeds the low-side MOSFET switch sinking current limit (typically,1A), both switches are off immediately, and it is held to stop switching until the beginning of next cycle.

Output Under-Voltage Protection

The RTQ2132B includes output under-voltage protection (UVP) against over-load or short-circuited condition by constantly monitoring the feedback voltage (V_{FB}). If V_{FB} drops below the under-voltage protection trip threshold (typically 50% of the internal reference voltage), the UV

comparator will go high to turn off the internal high-side and keep low-side MOSFET switch turn on until inductor current drops to zero. If the output under-voltage condition continues for a period of time, the RTQ2132B enters output under-voltage protection with hiccup mode and discharges the C_{SS}. During hiccup mode, the device remains shut down. After the SS pin voltage is discharged to less than 200mV (typically), the RT2132B attempts to re-start up again. The high-side MOSFET switch will start switching when voltage difference between SS pin and FB pin is larger than 400mV (i.e. $V_{SS} - V_{FB} > 400\text{mV}$, typically). If the fault condition is not removed, the high-side MOSFET switch stop switching when the voltage difference between SS pin and FB pin is 700mV (i.e. $V_{SS} - V_{FB} = 700\text{mV}$, typically). Upon completion of the soft-start sequence, if the fault condition is removed, the converter will resume normal operation; otherwise, such cycle for auto-recovery will be repeated until the fault condition is cleared. Hiccup mode allows the circuit to operate safely with low input current and power dissipation, and then resume normal operation as soon as the over-load or short-circuit condition is removed. A short circuit protection and recovery profile is shown in Figure 4.




Figure 4. Short Circuit Protection and Recovery



Over-Temperature Protection

The RTQ2132B includes an over temperature protection (OTP) circuitry to prevent overheating due to excessive power dissipation. The OTP will shut down switching operation when junction temperature exceeds a thermal shutdown threshold T_{SD} (175°C). Once the junction temperature cools down by a thermal shutdown hysteresis ΔT_{SD} (15°C), the IC will resume normal operation with a complete soft-start.

Pin-Short Protection

The RTQ2132B provides pin-short protection for neighbor pins. The internal protection fuse will be burned out to prevent IC smoke, fire and spark when BOOT pin is shorted to VIN pin. The hiccup mode protection will be triggered to avoid IC burn-out when SW pin is shorted to ground during internal high-side MOSFET turns on.



Absolute Maximum Ratings (Note 1)

-0.3V to 42V
-0.3V to 42V
-5V to 46.3V
-0.3V to 6V
-0.3V to 42V
-0.3V to 6V
150°C
260°C
-65°C to 150°C

ESD Ratings (Note 2)

• ESD Susceptibility HBM (Human Body Model)------ 2kV

Recommended Operating Conditions (Note 3)

• Supply Voltage	3V to 36V
Output Voltage	0.8V to 0.99 x (V _{IN} - I _{OUT} (max) x R _{DSON(max)})
Junction Temperature Range	40°C to 150°C
Ambient Temperature Range	–40°C to 125°C

Thermal Information (Note 4 and Note 5)

	Thermal Parameter	TSSOP-14	Unit
θЈΑ	Junction-to-ambient thermal resistance (JEDEC standard)	41.5	°C/W
θJC(Top)	Junction-to-case (top) thermal resistance	40.8	°C/W
θJC(Bottom)	Junction-to-case (bottom) thermal resistance	2.3	°C/W
θJA(EVB)	Junction-to-ambient thermal resistance (specific EVB)	42.9	°C/W
ΨJC(Top)	Junction-to-top characterization parameter	3.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	24.9	°C/W



Electrical Characteristics

(V_{IN} = 12V, $T_A = T_J = -40^{\circ}C$ to 125°C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Supply Voltage						
Input Operating Voltage	V _{IN}		3		36	٧
Under-Voltage Lockout Threshold	Vuvlo	V _{IN} rising	2.8	2.9	3	٧
Under-Voltage Lockout Threshold Hysteresis	ΔVυνιο			200		mV
Shutdown Current	ISHDN	V _{EN} = 0V			10	μΑ
Quiescent Current	IQ	V _{EN} = 2V, not switching		1.1	1.3	mA
Enable Voltage						
Enable Threshold Voltage	V _{IH}	V _{EN} rising	1.3	1.45	1.6	٧
Enable Threshold Voltage	VIL	V _{EN} falling	1.1	1.25	1.4	V
Output Voltage						
Output Voltage Sense (Note 6)	Vs	V _S = 5V	4.9	5	5.1	٧
Reference Voltage	V _{REF}	$3V \le V_{IN} \le 36V$	0.788	0.8	0.812	V
Current Limit						
High-Side Switch Current Limit	I _{LIM_H}	V _{BOOT} – V _{SW} = 4.8V, minimum duty cycle	1.53	1.8	2.07	Α
Low-Side Switch Sourcing Current Limit	I _{sr_L}	From source to drain	1.36	1.6	1.84	Α
Low-Side Switch Sinking Current Limit	l _{sk_L}	From drain to source		1		Α
Switching				,		
Switching Frequency	fsw		1890	2100	2310	kHz
Minimum On-Time	ton_min			60	80	ns
Internal MOSFET						
High-Side On-Resistance	RDS(ON)_H			200	360	m()
Low-Side On-Resistance	R _{DS(ON)} _L			160	288	mΩ
Soft-Start						
Soft-Start Internal Charging Current	Iss		4.8	6	7.2	μΑ
Error Amplifier						
Error Amplifier Trans- Conductance	gm	-10μA < I _{COMP} < 10μA	665	950	1235	μA/V
COMP to Current Sense Trans-Conductance	gm_cs		0.9	1.2	1.5	A/V




Parameter	Symbol Test Conditions			Тур	Max	Unit	
Over-Temperature Pro	Over-Temperature Protection						
Thermal Shutdown	T _{SD}			175			
Thermal Shutdown Hysteresis	ΔT_{SD}			15		°C	
Power-Good							
Power-Good Rising	V _{TH_PGLH1}	V _{FB} rising, PGOOD from low to high	85	90	95	0/ VDEE	
Threshold	VTH_PGHL1	V _{FB} rising, PGOOD from high to low		120		%VREF	
Power-Good Falling Threshold	VTH_PGHL2	V _{FB} falling, PGOOD from high to low	80	85	90	%VREF	
	V _{TH_PGLH2}	V _{FB} falling, PGOOD from low to high		117		%VKEF	
Power-Good Leakage Current		PGOOD signal good, V _{FB} = V _{REF} , V _{PGOOD} = 5.5V			0.5	μΑ	
Power-Good Sink Current Capability		PGOOD signal fault, I _{PGOOD} sinks 0.2mA			0.3	V	
Spread Spectrum							
Spread-Spectrum Rang	SS			+6		%	


- **Note 1.** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2. Devices are ESD sensitive. Handling precautions are recommended.
- Note 3. The device is not guaranteed to function outside its operating conditions.
- **Note 4.** For more information about thermal parameter, see the Application and Definition of Thermal Resistances report, AN061.
- Note 5. $\theta_{JA(EVB)}$, $\Psi_{JC(Top)}$ and Ψ_{JB} are measured on a high effective-thermal-conductivity four-layer test board which is in size of 110mm x 80mm, furthermore, all layers with 1 oz. Cu. Thermal resistance/parameter values may vary depending on the PCB material, layout, and test environmental conditions.
- **Note 6.** There are two output voltage setting options: one is that trimmed output voltage options for a fixed output voltage are available for the VS pin, and the other is through a resistive divider to sense the output voltage at the FB pin.




Typical Application Circuit

Adjustable Output Voltage







Fixed 5V Output Voltage








Typical Operating Characteristics














































V_{OUT} (100mV/Div) V_{IN} = 12V, V_{OUT} = 3.3V, l_{OUT} = 0 to 1.2A, T_R = T_F = 1μs






















Application Information

Richtek's component specification does not include the following information in the Application Information section. Thereby no warranty is given regarding its validity and accuracy. Customers should take responsibility to verify their own designs and reserve suitable design margin to ensure the functional suitability of their components and systems.

Ageneral RTQ2132B application circuit is shown in typical application circuit section. External component selection is largely driven by the load requirement. First of all, the inductor L is chosen. Then the input capacitor C_{IN} and the output capacitor C_{OUT} can be decided. Next, feedback resistors and compensation circuit are selected to set the desired output voltage and crossover frequency. After that, the internal regulator capacitor C_{VCC} , and the bootstrap capacitor C_{BOOT} can be selected. Finally, the remaining external components can be selected for functions such as the EN, external soft-start and PGOOD.

Inductor Selection

The inductor selection trade-offs among size, cost, efficiency, and transient response requirements. Generally, three key inductor parameters are specified for operation with the device: inductance value (L), inductor saturation current (I_{SAT}), and DC resistance (DCR).

A good compromise between size and loss is a 30% peak-to-peak ripple current to the IC rated current. The switching frequency, input voltage, output voltage, and selected inductor ripple current determines the inductor value as follows:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times \Delta I_{L}}$$

Larger inductance values result in lower output ripple voltage and higher efficiency, but a slightly degraded transient response. This result in additional phase lag in the loop and reduce the crossover frequency. As the ratio of the slope-compensation ramp to the sensed-current ramp increases, the current-mode system tilts towards voltage-mode control. Lower inductance values allow for smaller case size, but the increased ripple lowers the effective current limit threshold, increases the AC losses in the inductor and may trigger low-side switch sinking current limit at FPWM. It also causes insufficient slope compensation and ultimately loop instability as duty cycle approaches or exceeds 50%. A good compromise among

size, efficiency, and transient response can be achieved by setting an inductor current ripple (ΔI_L) with about 10% to 50% of the maximum rated output current (1.2A).

To enhance the efficiency, choose a low-loss inductor having the lowest possible DC resistance that fits in the allotted dimensions. The inductor selected should have a saturation current rating greater than the peak current limit of the device. The core must be large enough not to saturate at the peak inductor current ($I_{L\ PEAK}$):

$$\Delta I_{L} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times L}$$

$$I_{L_PEAK} = I_{OUT_MAX} + \frac{1}{2} \Delta I_{L}$$

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the high-side switch peak current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the high-side switch peak current limit rather than the peak inductor current. It is recommended to use shielded inductors for good EMI performance.

Input Capacitor Selection

Input capacitor, C_{IN} , is needed to filter the pulsating current at the drain of the high-side MOSFET switch. C_{IN} should be sized to do this without causing a large variation in input voltage. The peak-to-peak voltage ripple on input capacitor can be estimated as equation below:

$$\Delta V_{CIN} = D \times I_{OUT} \times \frac{1-D}{C_{IN} \times f_{SW}} + ESR \times I_{OUT}$$

where

$$D = \frac{V_{OUT}}{V_{IN} \times \eta}$$

Figure 5 shows the C_{IN} ripple current flowing through the input capacitors and the resulting voltage ripple across

the capacitors. For ceramic capacitors, the equivalent series resistance (ESR) is very low, the ripple which is caused by ESR can be ignored, and the minimum value of effective input capacitance can be estimated as equation below:

$$C_{\text{IN_MIN}} = I_{\text{OUT_MAX}} \times \frac{D(1-D)}{\Delta V_{\text{CIN MAX}} \times f_{\text{SW}}}$$

Where $\Delta V_{CIN\ MAX} \leq 200 \text{mV}$




Figure 5. C_{IN} Ripple Voltage and Ripple Current

In addition, the input capacitor needs to have a very low ESR and must be rated to handle the worst-case RMS input current. The RMS ripple current (I_{RMS}) of the regulator can be determined by the input voltage (V_{IN}), output voltage (V_{OUT}), and rated output current (I_{OUT}) as the following equation :

$$I_{RMS} \cong \ I_{OUT_MAX} \times \frac{V_{OUT}}{V_{IN}} \times \sqrt{\frac{V_{IN}}{V_{OUT}} - 1}$$

From the above, the maximum RMS input ripple current occurs at maximum output load, which will be used as the requirements to consider the current capabilities of the input capacitors. The maximum ripple voltage usually occurs at 50% duty cycle, that is, $V_{IN} = 2 \times V_{OUT}$. It is commonly to use the worse $I_{RMS} \cong 0.5 \times I_{OUT_MAX}$ at $V_{IN} = 2 \times V_{OUT}$ for design. Note that ripple current ratings from capacitor manufacturers are often based on only 2000 hours of life which makes it advisable to further de-rate the capacitor, or choose a capacitor rated at a higher temperature than required.

Several capacitors may also be paralleled to meet size, height and thermal requirements in the design. For low input voltage applications, sufficient bulk input capacitance is needed to minimize transient effects during output load changes. Ceramic capacitors are ideal for witching regulator applications due to its small, robust and very low ESR. However, care must be taken when these capacitors are used at the input. A ceramic input capacitor combined with trace or cable inductance forms a high quality (under damped) tank circuit. If the RTQ2132B circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the device's rating. This situation is easily avoided by placing the low ESR ceramic input capacitor in parallel with a bulk capacitor with higher ESR to damp the voltage ringing.

The input capacitor should be placed as close as possible to the VIN pin, with a low inductance connection to the PGND of the IC. It is recommended to connect a $2.2\mu F,$ X7R capacitor between VIN pin to PGND pin. For filtering high frequency noise, additional small capacitor $0.1\mu F$ should be placed close to the part and the capacitor should be 0402 or 0603 in size. X7R capacitors are recommended for best performance across temperature and input voltage variations.

Output Capacitor Selection

The selection of C_{OUT} is determined by considering to satisfy the voltage ripple and the transient loads. The peak-to-peak output ripple, ΔV_{OUT} , is determined by :

$$\Delta V_{OUT} = \frac{\Delta I_L}{8 \times C_{OUT} \times f_{SW}} + \Delta I_L \times ESR$$

Where the ΔI_L is the peak-to-peak inductor ripple current. The output ripple is highest at maximum input voltage since ΔI_L increases with input voltage. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements.

Regarding to the transient loads, the V_{SAG} and V_{SOAR} requirement should be taken into consideration for choosing the effective output capacitance value. The amount of output sag/soar is a function of the crossover frequency factor at PWM, which can be calculated from below.

$$V_{SAG} = V_{SOAR} = \frac{\Delta I_{OUT}}{2 \times \pi \times C_{OUT} \times f_{C}}$$

Ceramic capacitors have very low equivalent series resistance (ESR) and provide the best ripple performance. The recommended dielectric type of the capacitor is X7R best performance across temperature and input voltage

variations. The variation of the capacitance value with temperature, DC bias voltage and switching frequency needs to be taken into consideration. For example, the capacitance value of a capacitor decreases as the DC bias across the capacitor increases. Be careful to consider the voltage coefficient of ceramic capacitors when choosing the value and case size. Most ceramic capacitors lose 50% or more of their rated value when used near their rated voltage.

Transient performance can be improved with a higher value of output capacitor. Increasing the output capacitance will also decrease the output voltage ripple.

Output Voltage Programming

The output voltage can be programmed by a resistive divider from the output to ground with the midpoint connected to the FB pin. The resistive divider allows the FB pin to sense a fraction of the output voltage as shown in Figure 6. The output voltage is set according to the following equation:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R1}{R2}\right)$$

where the reference voltage, V_{REF}, is 0.8V (typically).




Figure 6. Output Voltage Setting

The placement of the resistive divider should be within 5mm of the FB pin. The resistance of R2 is not larger than $170k\Omega$ for noise immunity consideration. The resistance of R1 can then be obtained as below :

$$R1 = \frac{R2 \times (V_{OUT} - V_{REF})}{V_{RFF}}$$

For better output voltage accuracy, the divider resistors (R1 and R2) with $\pm 1\%$ tolerance or better should be used.

Compensation Network Design

The purpose of loop compensation is to ensure stable operation while maximizing the dynamic performance. An undercompensated system may result in unstable operations. Typical symptoms of an unstable power supply include: audible noise from the magnetic components or ceramic capacitors, jittering in the switching waveforms, oscillation of output voltage, overheating of power MOSFETs and so on.

In most cases, the peak current mode control architecture used in the RTQ2132B only requires two external components to achieve a stable design as shown in Figure 7. The compensation can be selected to accommodate any capacitor type or value. The external compensation also allows the user to set the crossover frequency and optimize the transient performance of the device. Around the crossover frequency the peak current mode control (PCMC) equivalent circuit of Buck converter can be simplified as shown in Figure 8. The method presented here is easy to calculate and ignores the effects of the slope compensation that is internal to the device. Since the slope compensation is ignored, the actual cross over frequency will usually be lower than the crossover frequency used in the calculations. It is always necessary to make a measurement before releasing the design for final production. Though the models of power supplies are theoretically correct, they cannot take full account of circuit parasitic and component nonlinearity, such as the ESR variations of output capacitors, then on linearity of inductors and capacitors, etc. Also, circuit PCB noise and limited measurement accuracy may also cause measurement errors. A Bode plot is ideally measured with a network analyzer while Richtek application note AN038 provides an alternative way to check the stability quickly and easily. Generally, follow the following steps to calculate the compensation components:

1. Set up the crossover frequency, f_C. For stability purposes, our target is to have a loop gain slope that is -20dB/decade from a very low frequency to beyond the crossover frequency. Do "NOT" design the crossover frequency over 90kHz with the RTQ2132B. For dynamic purposes, the higher the bandwidth, the faster the load transient response. The downside to



high bandwidth is that it increases the regulators susceptibility to board noise which ultimately leads to excessive falling edge jitter of the switch node voltage.

2. R_{COMP} can be determined by :

$$R_{COMP} = \frac{2\pi \times f_{C} \times V_{OUT} \times C_{OUT}}{gm \times V_{REF} \times gm_{CS}} = \frac{2\pi \times f_{C} \times C_{OUT}}{gm \times gm_{CS}}$$
$$\times \frac{R1 + R2}{R2}$$

where

gm is the error amplifier gain of trans-conductance (950 $\mu\text{A/V})$

gm cs is COMP to current sense (1.2 A/V)

3. A compensation zero can be placed at or before the dominant pole of buck which is provided by output capacitor and maximum output loading (R_L). Calculate C_{COMP} :

$$C_{COMP} = \frac{R_L \times C_{OUT}}{R_{COMP}}$$

4. The compensation pole is set to the frequency at the ESR zero or 1/2 of the operating frequency. Output capacitor and its ESR provide a zero and optional C_{COMP2} can be used to cancel this zero

$$C_{COMP2} = \frac{R_{ESR} \times C_{OUT}}{R_{COMP}}$$

If 1/2 of the operating frequency is lower than the ESR zero, the compensation pole is set at 1/2 of the operating frequency.

$$C_{COMP2} = \frac{1}{2 \times \pi \times \frac{fsw}{2} \times R_{COMP}}$$

Note : Generally, C_{COMP2} is an optional component to be used to enhance noise immunity.




Figure 7. External Compensation Components




Figure 8. Simplified Equivalent Circuit of Buck with PCMC

Internal Regulator

The device integrates a 5V linear regulator (VCC) that is supplied by VIN and provides power to the internal circuitry. The internal regulator operates in low dropout mode when VIN voltage is below 5V. The VCC can be used as the PGOOD pull-up supply but it is "NOT" allowed to power other device or circuitry. In many applications, a $1\mu F, X7R$ is recommended and it needs to be placed as close as possible to the VCC pin. Be careful to account for the voltage coefficient of ceramic capacitors when choosing the value and case size. Many ceramic capacitors lose 50% or more of their rated value when used near their rated voltage.

Bootstrap Driver Supply

The bootstrap capacitor (C_{BOOT}) between BOOT pin and SW pin is used to create a voltage rail above the applied input voltage, VIN. Specifically, the bootstrap capacitor is charged through an internal diode to a voltage equal to approximately V_{VCC} each time the low-side switch is turned on. The charge on this capacitor is then used to supply the required current during the remainder of the switching cycle. For most applications a $0.1\mu F$, 0603 ceramic capacitor with X7R is recommended and the capacitor should have a 6.3 V or higher voltage rating.

External Bootstrap Diode

It is recommended to add an external bootstrap diode between an external 5V voltage supply and the BOOT pin to improve enhancement of the high-side switch and improve efficiency when the input voltage is below 5.5V, the recommended application circuit is shown in Figure 9. The bootstrap diode can be a low-cost one, such as 1N4148 or BAT54. The external 5V can be a fixed 5V voltage supply from the system, or a 5V output voltage generated by the RTQ2132B. Note that the $V_{BOOT-SW}$ must be lower than 5.5V.




Figure 9. External Bootstrap Diode

External Bootstrap Resistor (Option)

The gate driver of an internal power MOSFET, utilized as a high-side switch, is optimized for turning on the switch not only fast enough for reducing switching power loss, but also slow enough for minimizing EMI. The EMI issue is worse when the switch is turned on rapidly due to high di/dt noises induced. When the high-side switch is being turned off, the SW node will be discharged relatively slowly by the inductor current due to the presence of the dead time when both the high-side and low-side switches are turned off.

In some cases, it is desirable to reduce EMI further, even at the expense of some additional power dissipation. The turn-on rate of the high-side switch can be slowed by placing a small bootstrap resistor $R_{\rm BOOT}$ between the BOOT pin and the external bootstrap capacitor as shown in Figure 10. The recommended range for the $R_{\rm BOOT}$ is several ohms to 10 ohms and it could be 0402 or 0603 in size.

This will slow down the rates of the high-side switch turnon and the rise of V_{SW} . In order to improve EMI performance and enhancement of the internal MOSFET switch, the recommended application circuit is shown in Figure 11, which includes an external bootstrap diode for charging the bootstrap capacitor and a bootstrap resistor R_{BOOT} being placed between the BOOT pin and the capacitor/diode connection.




Figure 10. External Bootstrap Resistor at the BOOT Pin




Figure 11. External Bootstrap Diode and Resistor at the BOOT Pin

EN Pin for Start-Up and Shutdown Operation

For automatic start-up, the EN pin, with high-voltage rating, can be connected to the input supply V_{IN} directly. The large built-in hysteresis band makes the EN pin useful for simple delay and timing circuits. The EN pin can be externally connected to V_{IN} by adding a resistor R_{EN} and a capacitor C_{EN} , as shown in Figure 12, to have an additional delay. The time delay can be calculated with the EN's internal threshold, at which switching operation begins (typically 1.25V).

An external MOSFET can be added for the EN pin to be logic-controlled, as shown in Figure 13. In this case, a pull-up resistor, R_{EN} , is connected between VIN and the EN pin. The MOSFET Q1 will be under logic control to pull down the EN pin. To prevent the device being enabled when VIN is smaller than the V_{OUT} target level or some other desired voltage level, a resistive divider (R_{EN1} and R_{EN2}) can be used to externally set the input under-voltage lockout threshold, as shown in Figure 14.




Figure 12. Enable Timing Control






Figure 13. Logic Control for the EN Pin




Figure 14. Resistive Divider for Under-Voltage Lockout Threshold Setting

Soft-Start

The RTQ2132B provides adjustable soft-start function. The soft-start function is used to prevent large inrush current while converter is being powered-up. For the RTQ2132B, the soft-start timing can be programmed by the external capacitor C_{SS} between SS and GND. An internal current source I_{SS} (6µA) charges an external capacitor to build a soft-start ramp voltage. The FB voltage will track the internal ramp voltage during soft start interval. The typical softstart time (t_{SS}) which is V_{OUT} rise from zero to 90% of setting value is calculated as follows:

$$t_{SS} = C_{SS} \times \frac{0.8}{I_{SS}}$$

If a heavy load is added to the output with large capacitance, the output voltage will never enter regulation because of UVP. Thus, the device remains in hiccup operation. The C_{SS} should be large enough to ensure softstart period ends after C_{OUT} is fully charged.

$$C_{SS} \ge C_{OUT} \times \frac{ISS \times V_{OUT}}{0.8 \times I_{COUT_CHG}}$$

where $I_{\text{COUT_CHG}}$ is the C_{OUT} charge current which is related to the switching frequency, inductance, high side MOSFET switch peak current limit and load current.

Please be aware that the system design should allocate a margin for the minimum capacitance of C_{SS} to avoid the possibility of a failure to boot up within the soft-start period, which could occur due to a design with a slow compensation bandwidth. Additionally, for proper device operation, it is essential that the minimum soft-start time

 $(t_{SS\ min})$ exceeds $500\mu s$.

Power-Good Output

The PGOOD pin is an open-drain power-good indication output and is to be connected to an external voltage source through a pull-up resistor.

The external voltage source can be an external voltage supply below 5.5V, VCC or the output of the RTQ2132B if the output voltage is regulated under 5.5V. It is recommended to connect a $100k\Omega$ between external voltage source to PGOOD pin.

Thermal Consideration

In many applications, the RTQ2132B does not generate much heat due to its high efficiency and low thermal resistance of its TSSOP-14 (Exposed Pad) package. However, in applications in which the RTQ2132B is running at a high ambient temperature and high input voltage or high switching frequency, the generated heat may exceed the maximum junction temperature of the part.

The junction temperature should never exceed the absolute maximum junction temperature T_{J(MAX)}, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. If the junction temperature reaches approximately 175°C, the RTQ2132B stop switching the power MOSFETs until the temperature drops about 15°C cooler.

The maximum power dissipation can be calculated by the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where

 $T_{J(MAX)}$ is the maximum allowed junction temperature of the die. For recommended operating condition specifications, the maximum junction temperature is 150°C.T_A is the ambient operating temperature, θ_{JA} is the system-level junction to ambient thermal resistance. It can be estimated from thermal modeling or measurements in the system.

The device thermal resistance depends strongly on the surrounding PCB layout and can be improved by providing a heat sink of surrounding copper ground. The addition of backside copper with thermal vias, stiffeners, and other

enhancements can also help reduce thermal resistance.

Experiments in the Richtek thermal lab show that simply set $\theta_{\text{JA}(\text{EFFECTIVE})}$ as 110% to 120% of the $\theta_{\text{JA}(\text{EVB})}$ is reasonable to obtain the allowed P_{D(MAX)}.

As an example, consider the case when the RTQ2132B is used in applications where V_{IN} = 12V, I_{OUT} = 1.2A, V_{OUT} = 5V. The efficiency at 5V, 1.2A is 87.8% by using WE-74437336047 (4.7 μ H, 50m Ω DCR) as the inductor and measured at room temperature. The core loss can be obtained from its website of 30.5mW in this case. In this case, the power dissipation of the RTQ2132B is

$$P_{D, RT} = \frac{1-\eta}{n} \times P_{OUT} - \left(I_O^2 \times DCR + P_{CORE}\right) = 0.731W$$

Considering the $\theta_{JA(EFFECTIVE)}$ is 51.5°C/W by using the RTQ2132B evaluation board with 4 layers with 1 oz. copper thickness on all layers, the junction temperature of the regulator operating in a 25°C ambient temperature is approximately:

$$T_J = 0.731W \times 51.5^{\circ}C/W + 25^{\circ}C = 62.6^{\circ}C$$

Figure 15 shows the RTQ2132B R_{DS(ON)} versus different junction temperature. If the application calls for a higher ambient temperature, we might recalculate the device power dissipation and the junction temperature based on a higher R_{DS(ON)} since it increases with temperature.

Using 60°C ambient temperature as an example, the change of the equivalent R_{DS(ON)} can be calculated as

$$\Delta R_{DS(ON)} = \Delta R_{DS(ON),HS} \times \frac{V_{OUT}}{V_{IN}} + \Delta R_{DS(ON),LS} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
$$=35 \text{m}\Omega \times \frac{5}{12} + 25 \text{m}\Omega \times \left(1 - \frac{5}{12}\right) = 29 \text{m}\Omega$$

and yields a new power dissipation of 0.773W. Therefore, the estimated new junction temperature is $T_{.1}' = 0.773W \times 51.5^{\circ}C/W + 60^{\circ}C = 99.8^{\circ}C$




Figure 15. RTQ2132B R_{DS(ON)} vs. Temperature

If the application calls for a higher ambient temperature and/or higher switching frequency, care should be taken to reduce the temperature rise of the part by using a heat sink or air flow. Note that the over temperature protection is intended to protect the device during momentary overload conditions. The protection is activated outside of the absolute maximum range of operation as a secondary fail-safe and therefore should not be relied upon operationally. Continuous operation above the specified absolute maximum operating junction temperature may impair device reliability or permanently damage the device.

Layout Guideline

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the RTQ2132B:

- ► Four-layer or six-layer PCB with maximum ground plane is strongly recommended for good thermal performance.
- Keep the traces of the main current paths wide and short.
- ▶ Place high frequency decoupling capacitor C_{IN2} as close as possible to the IC to reduce the loop impedance and minimize switch node ringing.
- ▶ Place the VCC decoupling capacitor, C_{VCC}, as close to VCC pin as possible.
- ▶ Place bootstrap capacitor, C_{BST}, as close to IC as possible. Routing the trace with width of 20mil or wider.



- Place multiple vias under the device near VIN and PGND and near input capacitors to reduce parasitic inductance and improve thermal performance. To keep thermal resistance low, extend the ground plane as much as possible, and add thermal vias under and near the RTQ2132B to additional ground planes within the circuit board and on the bottom side.
- ▶ The high frequency switching nodes, SW and BOOT, should be as small as possible. Keep analog components away from the SW and BOOT nodes.
- Reducing the area size of the SW exposed copper to reduce the electrically coupling from this voltage.
- Connect the feedback sense network behind via of output capacitor.
- ▶ Place the feedback components R_{FB1} / R_{FB2} / C_{FF} near the IC.
- ▶ Place the compensation components R_{CP1} / C_{CP1} / C_{CP2} near the IC.
- > Connect all analog grounds to common node and then connect the common node to the power ground with a single point.

Figure 16 to Figure 19 are the layout example which uses 110mm x 80mm, four-layer PCB with 1 oz. Cu on all layers.




Figure 16. Layout Guide (Top Layer)






Figure 17. Layout Guide (2 Inner Layer)




Figure 18. Layout Guide (3 Inner Layer)





Figure 19. Layout Guide (Bottom Layer)



Outline Dimension



Symbol		Dimensions In Millimeters		Dimensions In Inches		
		Min	Max	Min	Max	
A	4	1.000	1.200	0.039	0.047	
А	.1	0.000	0.150	0.000	0.006	
А	.2	0.800	1.050	0.031	0.041	
t)	0.190	0.300	0.007	0.012	
1)	4.900	5.100	0.193	0.201	
6	е	0.650		0.026		
E	E		6.500	0.248	0.256	
E	E1		4.500	0.169	0.177	
L		0.450	0.750	0.018	0.030	
	Option1	1.900	2.900	0.075	0.114	
U	Option2	2.350	2.850	0.093	0.112	
	Option3	2.640	3.100	0.104	0.122	
	Option1	1.600	2.600	0.063	0.102	
V	Option2	2.250	2.750	0.089	0.108	
	Option3	2.550	3.000	0.100	0.118	

14-Lead TSSOP (Exposed Pad) Plastic Package

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

RICHTEN

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.



Datasheet Revision History

Version	Date	Description	Item
02	2023/10/12	Modify	Features on P1 Absolute Maximum Ratings on P8 Recommended Operating Conditions on P8 Thermal Information on P8 Operation on P4, 7 Electrical Characteristics on P9 Application Information on P16, 21, 22, 23
03	2023/11/6	Modify	Features on P1 Operation on P4, 5, 6, 7 Recommended Operating Conditions on P9