

Peak 12A, 6.5V, 460kHz Synchronous Step-Down Converter

General Description

The RTQ2158A is a high-performance, Advanced Constant On-Time (ACOT®) monolithic synchronous step-down DC-DC converter that can deliver up to peak 12A output current from a 2.85V to 6.5V input supply. The device integrates low RDS(ON) power MOSFETs, accurate 0.6V reference and an integrated diode of bootstrap circuit to offer a very compact solution.

The RTQ2158A adopts Advanced Constant On-Time (ACOT®) control architecture that provides ultrafast transient response and further reduces the external-component count. In steady states, the ACOT® operates in nearly constant switching frequency over line, load and output voltage ranges and makes the EMI filter design easier.

The device offers independent enable control input pin and power good indicator for easily sequence control. To control the inrush current during the startup, the device provides a programmable soft-start up by an external capacitor connected to the SS pin. Fully protection features are also integrated in the device including the cycle-by-cycle current limit control, UVP, input UVLO and OTP. The RTQ2158A-QA is available in a thermally enhanced WET-WQFN-21L 4x4 (FC) package.


Features

- AEC-Q100 Grade 1 Qualified
- Dramatically Fast Transient Response
- Steady 460kHz Switching Frequency
- Extremely High Efficiency $15m\Omega/10m\Omega$ MOSFETs
- Advanced COT Control Loop
- Wide Input Voltage Range from 2.85V to 6.5V
- Optimized for Ceramic Output Capacitors
- Internal Start-Up into Pre-biased Outputs
- Power Good Indicator
- Enable Control
- Over-Current and Over-Temperature Protections
- Under-Voltage Protection with Hiccup Mode

Applications


- · Automotive Systems
- Infotainment and Cockpit Systems
- Vehicle ADAS ECU
- Connected Car Systems
- · High Density DDR Memory
- Broadband Communications and Industrial Systems

Simplified Application Circuit





Ordering Information



Note:

Richtek products are Richtek Green Policy compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.


Marking Information



G8=: Product Code YMDNN: Date Code

Pin Configuration

(TOP VIEW)



WET-WQFN-21L 4x4 (FC)

2023




Functional Pin Description

Pin No.	Pin Name	Pin Function
1	EN	Enable control input. A logic-high enables the converter; a logic-low forces the IC into shutdown mode and reduces the supply current.
2, 11, 20	VIN	Input voltage. Support 2.85V to 6.5V input voltage. Connect this pin with a suitable capacitance for noise decoupling. The bypass capacitor should be placed as close to VIN pin as possible.
3, 16, 17	IC	Internal connected for testing. Leave these pins floating in normal operation.
4	воот	Bootstrap, supply for high-side gate driver. Connect a $0.1\mu\text{F}$ ceramic capacitor between BOOT and SW pins.
5	SW	Switch node. Connect this pin to an external L-C filter.
6, 7, 8, 9, 10, 21	PGND	System GND. The power GND of the controller circuit. Use wide PCB traces to make the connections.
12	AVCC	LDO output for internal analog power. Connect a $4.7\mu F$ capacitor as close to the VCC pin as possible.
13	NC	No internal connection.
14	AGND	Analog GND. AGND and PGND are connected with a short trace and at only one point to reduce circulating currents.
15	PGOOD	Power good indicator output. This pin has an open drain structure. Pull this pin high to a voltage source with a $100 k\Omega$ resistor.
18	SS	Soft-start time control pin. Connect a capacitor between the SS pin and AGND to set the soft-start time. The default internal start-up time is 0.833ms for V _{OUT} = 1V without external capacitor.
19	FB	Feedback input. The pin is used to set the output voltage of the converter via a resistor divider. Suggest placing the FB resistor divider as close to FB pin and AGND as possible.



Functional Block Diagram





Operation

The RTQ2158A is a high efficiency synchronous step-down converter utilizes the proprietary Advanced Constant On-Time (ACOT®) control architecture. The ultrafast ACOT® control enables the use of small capacitance to save the PCB size.

During normal operation, the internal high-side power switch (HSFET) is turned on for a fixed interval determined by a one-shot timer at the beginning of each clock cycle. When the HSFET turns off, the low-side power switch (LSFET) turns on. Due to the output capacitor ESR, the voltage ripple on the output has similar shape as the inductor current. Via the feedback resistor network, this voltage ripple compared with the internal reference. When the minimum off-time one-shot (100ns, typ.) has timed out and the inductor current is below the current limit threshold, the one-shot is triggered again if the feedback voltage falls below the feedback reference voltage (0.6V, typ.). To achieve stable operation with low-ESR ceramic output capacitors, an internal ramp signal is added to the feedback reference voltage to simulate the output voltage ripple. The ACOT® control architecture features ultrafast transient response. When a load is suddenly increased, the output voltage drops quickly, and almost immediately, a new on-time is triggered, and inductor current rises again.

The traditional COT controller implements the on-time to be inversely proportional to input voltage and directly proportional to the output voltage to achieve pseudo-fixed frequency over the input voltage range. But even with defined input and output voltages, a fixed ON time will mean that frequency will have to increase at higher load levels to compensate for the power losses in the MOSFETs and Inductor. The ACOT® control further added a frequency locked loop system, which slowly adjusts the ON time to compensate the power losses, without influencing the fast transient behavior of the COT topology.

Power and Bias Supply

The VIN pins on the RTQ2158A are used to supply voltage to the drain terminal of the internal HSFET. These pins also supply bias voltage for an internal regulator at AVCC. The voltage on AVCC pin is used

for internal chip bias and gate drive for the LSFET. The gate drive for the HSFET is supplied by a floating supply (CBOOT) between the BOOT and SW pins, which is charged by an internal synchronous diode from AVCC. In addition, an internal charge pump maintains the CBOOT voltage is sufficient to turn-on the HSFET.

It is important to understand that if there is a discharge path on the AVCC rail that can pull a current higher than the internal LDO's current limit from the AVCC, then the AVCC drops below the UVLO falling threshold and thereby shutting down the output of RTQ2158A.

Enable, Start-Up, Shutdown and UVLO

The RTQ2158A implements Under-voltage Lock Out protection (UVLO) to prevent operation without fully turn-on the internal power MOSFETs. The UVLO monitors the internal AVCC regulator voltage. When the AVCC voltage is lower than UVLO threshold voltage, the device is shut off. UVLO is non-latching protection.

The EN pin is provided to control the device turn-on and turn-off. When EN pin voltage is above the turn-on threshold (VENH), the device starts switching and when the EN pin voltage falls below the turn-off threshold (VENL) it stops switching.

When appropriate voltages are present on the VIN, AVCC, and EN pins, the RTQ2158A will begin switching and initiate a soft-start ramp of the output voltage. An internal soft-start ramp will limit the ramp rate of the output voltage to prevent excessive input current during start-up. If a longer ramp time is desired, a capacitor can be placed from the SS pin to ground. The 10µA current that is sourced from the SS pin will create a smooth voltage ramp on the capacitor. If this external ramp rate is slower than the internal soft-start, the output voltage will be limited by the ramp rate on the SS pin instead. Once both of the external and internal soft-start ramps have exceeded 0.6V, the output voltage will be in regulation. The typical external soft-start time can be calculated by the equation below.

$$C_{SS}(nF) = \frac{t_{SS}(ms) \times I_{SS}(\mu A)}{V_{RFF}(V)}$$



where Iss = $10\mu A$, VREF = 0.6V

When the VEN is lower than VENL, the SS pin voltage is reset to GND.




Figure 1. External Soft-Start Time Setting

Pre-Bias

If there is a residual voltage on output voltage before start-up, both of the internal HSFET and LSFET are prohibited switching until the soft-start ramp is higher than feedback voltage. When the soft-start ramp cross above the feedback voltage, switching will begin and the output voltage will smoothly rise from the pre-biased level to its regulated target.

Switching Frequency, Minimum On-Time and Minimum Off-Time

The RTQ2158A offers fixed 460kHz switching frequency for allowing the use of smaller inductor and capacitor values. An additional constraint on operating frequency is the minimum controllable on-time and off-time. The minimum on-time is the smallest duration of time in which the high-side power MOSFET (HSFET) can be in its "on" state. This time is typically 45ns. In continuous mode operation, the minimum duty cycle can be estimated by ignoring component losses as follows:

$$D_{MIN} = f_{SW} \times t_{ON MIN}$$

The minimum off-time, toff_MIN, is the smallest amount of time that the RTQ2158A is capable of turning on the low-side power MOSFET (LSFET), tripping the current comparator and turning the power MOSFET back off. This time is 100ns (typ.). The minimum off-time limit imposes a maximum duty cycle of ton /(ton + toff MIN).

Current Limit and Output Under-Voltage Protection

The RTQ2158A provides current limits ILIM to support an output peak current of 12A. The device cycle-by-cycle compares the valley current of the inductor against the current limit threshold. Hence, the output current will be half the ripple current higher than the valley current.

The inductor current level is monitored by measuring the low-side MOSFET voltage between the SW pin and GND, which is proportional to the switch current, during the on-time of LSFET. To improve the current measurement accuracy, temperature compensation is added internally. If the measured drain to source voltage of the LSFET is above the voltage proportional to current limit, the LSFET stays on until the current level becomes lower than the OCL level which reduces the output current available. When the current is limited, the output voltage tends to drop because the load demand is higher than what the converter can support.

When the output voltage falls below Output UVP Threshold (VUVP), the UVP comparator detects it and shuts down the device to avoid the excessive heat. If the UVP condition remains for a period of time, a soft-start sequence for auto-recovery will be initiated. It is shown in Figure 2. When the overcurrent condition is removed, the output voltage returns to the regulated value.




Figure 2. Current Limit and UVP



Similar to the forward overcurrent, the reverse current protection is realized by monitoring the current across the low-side MOSFET. When the LSFET current reaches –10A (typ.), the synchronous rectifier is turned off. This limits the ability of the regulator to actively pull-down on the output.

Note. The current limit threshold of RTQ2158A is designed for "Peak" 12A output current, when the RTQ2158A operates under heavy load, for example, continue > 8A condition, the heat dissipation capacity should be taken into account first. In order to meet the criteria junction temperature $T_J < 125^{\circ}C$, please refer to the section "Thermal consideration" when the design is beginning.

Power-Good Output

The PGOOD pin is an open-drain power-good indication which is connected to an external voltage source through a pull-up resistor. The power-good function is activated after soft-start is finished and is controlled by the feedback signal VFB. During soft-start, PGOOD is actively held low and only allowed to transition high after soft-start is over. If VFB rises above a power-good threshold V_{TH_PGLH} (typically 95% of the target value), the PGOOD pin will be in high impedance and VPGOOD will be held high after a PGOOD enable delay time elapsed. When VFB drops below VTH_PGHL (typically 90% of the target value) or exceeds VFB rising threshold V_{TH_PGHL} (typically 110% of the target value), the PGOOD pin will be pulled low. For VFB falling edge, the VPGOOD will be pulled high again when VFB drops back below ΔV_{TH_PGLH} (typically 105% of the target value).

Once being started-up, if any protection is triggered (UVP and OTP) or EN is from high to low, PGOOD will be pulled to GND. To prevent unwanted PGOOD glitches during transients or dynamic VOUT changes, the RTQ2158A's PGOOD falling edge includes a blanking delay of approximately 10µs.




Figure 3. The Logic of PGOOD

Over-Temperature Protection (OTP)

The RTQ2158A monitors the internal die temperature. If this temperature exceeds the thermal shutdown threshold value (TSD, typically 175°C), the RTQ2158A stops switching with SS reset to ground and an internal discharge switch turns on to quickly discharge the output voltage. During start up, if the device temperature is higher than 175°C, the device does not start switching. The device re-starts switching when the temperature drops more than 15°C (typ.).

Output Voltage Discharge

An internal 50Ω discharge switch that discharges the VouT through SW node during any fault events like UVP, OTP, AVCC voltage below UVLO and when the EN pin voltage (VEN) is below the turn-on threshold.



Absolute Maximum Ratings (Note 1)

Supply Input Voltage, V _{IN}	- −0.3V to 7V
Phase Node Voltage, Vsw	- −0.3V to 7V
Vsw (t ≤ 10ns)	- −3V to 8.5V
Boot Voltage, VBOOT	0.3V to 13V
• BOOT to SW (VBOOT – VSW)	0.3V to 6V
• Other Pins	0.3V to 6V
• Power Dissipation, PD @ TA = 25°C	
WET-WQFN-21L 4x4 (FC)	- 2.55W
Package Thermal Resistance (Note 2)	
WET-WQFN-21L 4x4 (FC), θJA	- 39.2°C/W
WET-WQFN-21L 4x4 (FC), θJC	- 3.7°C/W
Junction Temperature Range	- 150°C
Lead Temperature (Soldering, 10 sec.)	- 260°C
Storage Temperature Range	- −65°C to 150°C
• ESD Susceptibility (Note 3)	
HBM (Human Body Model)	- 2kV
Recommended Operating Conditions (Note 4)	
Supply Input Voltage, VIN	2.85V to 6.5V
Junction Temperature Range	40°C to 150°C

Electrical Characteristics

 $(V_{IN} = 5V, T_J = -40^{\circ}C \text{ to } 125^{\circ}C, \text{ unless otherwise specified})$

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
Supply Voltage							
Supply Input Voltage VIN	VIN		2.85		6.5	V	
Supply Current	•						
Quiescent Current	IQ	No Switching			500	μА	
Shutdown Supply Current	ISHDN	VEN = 0V			30	μА	
UVLO							
UVLO Rising Threshold	Vuvlo_r	VAVCC rising		2.625	2.8	V	
UVLO Falling Threshold	Vuvlo_f	Vavcc falling		2.5		V	
LDO Output							
LDO Output Voltage	VACC	$VIN = 6.5V$ to 5V, $IAVCC = 500\mu A$		5		V	
LDO Output Current Limit	VLIM_LDO	VIN = 6.5V, VDD < 4.5V		40		mA	



Parameter		Symbol	Test Conditions	Min	Тур	Max	Unit
Enable				•	•		
CNI la a est Valta a a	Logic-High	VENH	Measure V _{EN} rising	1.2			
EN Input Voltage	Logic-Low	VENL	Measure V _{EN} falling	0		0.4	V
Input Current		IEN	VEN = 2V		1	5	μΑ
Enable delay Tim	е	TEN_DLY			135		μS
Thermal Shutdo	wn			•	•		
Thermal Shutdow	n Threshold	TsD			175		°C
Thermal Recover	y Threshold	T _{RC}			160		°C
Output Voltage a	and Soft-Start	1		1	I		
Reference Voltag	e	VREF	ССМ	0.588	0.6	0.612	V
Soft-Start Time		tss	Vout = 1V, leave SS pin floating, 10% to 90%Vout		0.833		ms
Soft-Start Charge	Current	Iss			10		μА
RDS(ON)		•					
Switch	High-Side	RDS(ON)_H			15	21	mΩ
On-Resistance	Low-Side	RDS(ON)_L			10	15	
Current Limit							
Current Limit		ILIM	Valley current	11.87	14.3	16.73	А
Low-Side Switch Negative Current Limit		VLIM_NEG	Valley current		-10		А
Switching Frequ	ency and Mini	mum Off-Tim	ne				
Switching Frequency		fsw	Vout = 1V	405	460	515	kHz
Minimum On-Tim	е	ton_min			45		ns
Minimum Off-Tim	е	toff_min			100		ns
Protections							
UVP Trip Thresho	old	VUVP			70		%
UVP Time Delay	UVP Time Delay				5		μS
Power Good				•	•		
PGOOD Rising Threshold		VTH_PGLH	V _{FB} rising (Good)		95		
		ΔVTH_PGLH	VFB rising (Fault)		110		1
DOOOD Falls T	Tanankal I	VTH_PGHL	VFB falling (Fault)		90		- %VFB
PGOOD Falling T	nresnoid	ΔVTH_PGHL	VFB falling (Good)		105		
PGOOD Enable [Delay Time				10		μS
PGOOD Output L	.ow Voltage		IPGOOD = 10mA			0.4	V

RTQ2158A-QA



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
PGOOD Output leakage Current		High-Z state, V _{PGOOD} = 5V			1	μΑ
Discharge Resistor						
Discharge Resistor	RDISCHG	VEN = 0V, VAVCC = 5V		45	65	Ω
Regulation						
Line Regulation	ΔVLINE	ССМ		0.5		%
Load Regulation (Note 5)	ΔV LOAD	ССМ		0.5		%

- **Note 1.** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2. θ_{JA} is measured under natural convection at T_A = 25°C on a Four-layer Richtek Evaluation Board. θ_{JC} is measured at the top of the package.
- Note 3. Devices are ESD sensitive. Handling precaution is recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.
- Note 5. Guaranteed by design.



Typical Application Circuit




Table 1. Suggested Component Values


Vout (V)	R1 (k Ω)	R2 (k Ω)	CFF (pF)	L (μ H)	Соυт (μF)
1	13.3	20		0.47	88
1.2	20	20	100	0.47	88
1.5	30	20	200	0.47	88
2.5	63.4	20	200	0.68	88
3.3	90	20	470	0.68	88


Table 2. Suggested Component Selections


Component	Description	Case Size	Part No.	Component Supplier
L1	0.47μΗ	7070	744314047	WE-HCI
L1	0.68µH	7070	744311068	WE-HCI
C2, C3	0.1μF	0603	GRM188R71C104KA01D	Murata
C1	10μF	0603	GRM188R61C106KAAL	Murata
C4	4.7μF	0603	GRM188Z71C475KE21	Murata
Соит	22μF	0603	GRM187R61A226ME15	Murata





Typical Operating Characteristics



































































































Output Ripple Voltage




Output Ripple Voltage




Output Ripple Voltage



Power On from EN



Power Off from EN





Application Information

Richtek's component specification does not include the following information in the Application Information section. Thereby no warranty is given regarding its validity and accuracy. Customers should take responsibility to verify their own designs and reserve suitable design margin to ensure the functional suitability of their components and systems.

A general RTQ2158A application circuit is shown in typical application circuit section. External component selection is largely driven by the load requirement and begins with the operating frequency. Next, the inductor L is chosen and then the input capacitor CIN, the output capacitor COUT, the internal regulator capacitor CAVCC, and the bootstrap capacitor CBOOT, can be selected. Next, feedback resistors are selected to set the desired output voltage. Finally, the remaining optional external components can be selected for functions such as the EN and UVLO threshold, external soft-start time, and PGOOD.

Inductor Selection

The inductor selection trade-offs among size, cost, efficiency, and transient response requirements. Generally, three key inductor parameters are specified for operation with the device: inductance value (L), inductor saturation current (ISAT), and DC resistance (DCR).

A good compromise between size and loss is a 30% peak-to-peak ripple current ΔI_L to the IC rated current. The switching frequency, input voltage, output voltage, and selected inductor ripple current determines the inductor value as follows :

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times \Delta I_{L}}$$

Larger inductance values result in lower output ripple voltage and higher efficiency, but a slightly degraded transient response. Lower inductance values allow for smaller case size, but the increased ripple lowers the effective current limit threshold and increases the AC losses in the inductor. To enhance the efficiency, choose a low-loss inductor having the lowest possible DC resistance that fits in the allotted dimensions. The inductor value determines not only the ripple current but also the load-current value at which DCM/CCM switchover occurs.

The inductor selected should have a saturation current

rating greater than the peak current limit of the device. The core must be large enough not to saturate at the peak inductor current (IL_PEAK):

$$\Delta I_{L} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times L}$$

$$I_{L_PEAK} = I_{OUT_MAX} + \frac{1}{2}\Delta I_{L}$$

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults, or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current.

Input Capacitor Selection

Input capacitance, C_{IN}, is needed to filter the pulsating current at the drain of the high-side power MOSFET. C_{IN} should be sized to do this without causing a large variation in input voltage. The peak-to-peak voltage ripple on input capacitor can be estimated as equation below:

$$\Delta V_{CIN} = D \times I_{OUT} \times \left(\text{ESR} + \frac{1 - D}{C_{IN} \times f_{SW}} \right)$$

where

$$D = \frac{V_{OUT}}{V_{IN} \times \eta}$$

For ceramic capacitors, the equivalent series resistance (ESR) is very low, the ripple which is caused by ESR can be ignored, and the minimum input capacitance can be estimated as equation below:



$$C_{\text{IN_MIN}} = I_{\text{OUT_MAX}} \times \frac{D(1-D)}{\Delta V_{\text{CIN_MAX}} \times f_{\text{SW}}}$$

where $\Delta VCIN_MAX = 50mV$.




Figure 4. CIN Ripple Voltage and Ripple Current

In addition, the input capacitor needs to have a very low ESR and must be rated to handle the worst-case RMS input current of :

$$I_{RMS} \cong \ I_{OUT_MAX} \times \frac{V_{OUT}}{V_{IN}} \times \sqrt{\frac{V_{IN}}{V_{OUT}} - 1}$$

It is common to use the worse IRMS \cong IOUT/2 at VIN = 2VOUT for design. Note that ripple current ratings from capacitor manufacturers are often based on only 2000 hours of life which makes it advisable to further de-rate the capacitor, or choose a capacitor rated at a higher temperature than required.

Several capacitors may also be paralleled to meet size, height and thermal requirements in the design. For low input voltage applications, sufficient bulk input capacitance is needed to minimize transient effects during output load changes.

Ceramic capacitors are ideal for witching regulator applications due to its small size, robustness and very low ESR. However, care must be taken when these capacitors are used at the input. A ceramic input capacitor combined with trace or cable inductance forms a high quality (under damped) tank circuit. If the RTQ2158A circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the device's rating. This situation is easily avoided by placing the low ESR ceramic input capacitor in parallel with a bulk capacitor with higher ESR to damp the voltage ringing.

The input capacitor should be placed as close as possible to the VIN pins, with a low inductance connection to the PGND of the IC. In addition to a

larger bulk capacitor, two small ceramic capacitors of $0.1\mu F$ should be placed close to the part; one at the VIN11/PGND pins and the second at VIN2/PGND pins. These capacitors should be 0402 or 0603 in size.

Output Capacitor Selection

The selection of Cout is determined by considering to satisfy the voltage ripple, the transient loads and to ensure that control loop is stable. Loop stability can be checked by viewing the load transient response. The peak-to-peak output ripple, ΔV out, is characterized by two components, which are ESR ripple ΔV P-P_ESR and capacitive ripple ΔV P-P_C, can be expressed as below:

$$\begin{split} &\Delta V_{OUT} = \Delta V_{P-P_ESR} + \Delta V_{P-P_C} \\ &\Delta V_{P-P_ESR} = \Delta I_{L} \times R_{ESR} \\ &\Delta V_{P-P_C} = \frac{\Delta I_{L}}{8 \times C_{OUT} \times f_{SW}} \end{split}$$

where the ΔI_L is the peak-to-peak inductor ripple current and RESR is the equivalent series resistance of Cout. The output ripple is highest at maximum input voltage since ΔI_L increases with input voltage. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements.

Regarding to the transient loads, the VSAG and VSOAR requirement should be taken into consideration for choosing the output capacitance value. The amount of output sag is a function of the maximum duty factor, which can be calculated from the on-time and minimum off-time.

$$t_{ON} = \frac{V_{OUT}}{V_{IN} \times f_{SW}}$$

$$D_{MAX} = \frac{t_{ON}}{t_{ON} + t_{OFF_MIN}}$$

The worst-case output sag voltage can be determined by :

$$\Delta V_{OUT_SAG} = \frac{L \times (I_{L_PEAK})^2}{2 \times C_{OUT} \times (V_{IN} \times D_{MAX} - V_{OUT})}$$

The amount of overshoot due to stored inductor energy when the load is removed can be calculated as:

$$\Delta V_{OUT_SOAR} = \frac{L \times (I_{L_PEAK})^2}{2 \times C_{OUT} \times V_{OUT}}$$



Ceramic capacitors have very low equivalent series resistance (ESR) and provide the best ripple performance. Be careful to consider the voltage coefficient of ceramic capacitors when choosing the value and case size. Most ceramic capacitors lose 50% or more of their rated value when used near their rated voltage.

Internal AVCC Regulator

Good bypassing at AVCC pin is necessary to supply the high transient currents required by the power MOSFET gate drivers. Place a low ESR MLCC capacitor with capacitance $\geq 4.7 \mu F$ (or effective capacitance $\geq 1.5 \mu F$) as close as possible to AVCC pin, the rated voltage of CAVCC should be higher than 10V with 0805 or 0603 in size.

Applications with high input voltage and high switching frequency will increase die temperature because of the higher power dissipation across the LDO. Do not connect AVCC to provide power to other devices or loads.

HSFET Bootstrap Driver Supply

The bootstrap capacitor (CBOOT) between BOOT pin and SW pin is used to create a voltage rail above the applied input voltage, VIN. Specifically, the bootstrap capacitor is charged through an internal MOSFET switch to a voltage equal to approximately VAVCC each time the LSFET is turned on. The charge on this capacitor is then used to supply the required current during the remainder of the switching cycle.

The selection of CBOOT considers the voltage variation allowed on the high-side MOSFET driver after turn-on. Choose $\Delta VBOOT$ such that the available gate-drive voltage is not significantly degraded when determining CBOOT. A typical range of $\Delta VBOOT$ is 100mV to 300mV. The bootstrap capacitor should be a low-ESR ceramic capacitor. For most applications a 0.1 μ F ceramic capacitor with X5R or better grade dielectric is recommended. The capacitor should have a 10V or higher voltage rating.

EMI issue is worse when the switch is turned on rapidly due to high di/dt noises induced. In some cases, it is desirable to reduce EMI further, even at the expense of some additional power dissipation. The turn-on rate of

the high-side switch can be slowed by placing a small ($<47\Omega$) resistor between the BOOT pin and the external bootstrap capacitor. This will slow down the rates of the high-side switch turn-on and the rise of Vsw. The recommended application circuit is shown in Figure 5, which includes an external bootstrap diode for charging the bootstrap capacitor and a bootstrap resistor RBOOT being placed between the BOOT pin and the capacitor/diode connection.




Figure 5. External Bootstrap Diode and Resistor at the BOOT Pin

Output Voltage Programming

The output voltage is set by an external resistive divider according to the following equation:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R1}{R2}\right)$$




Figure 6. Output Voltage Setting

For a given R2, the resistance of R1 can be calculated as below:

$$R1 = \frac{R2 \times (V_{OUT} - V_{REF})}{V_{RFF}}$$

1% resistors are recommended to maintain output voltage accuracy. The total resistance of the FB resistor divider should be selected to be as large as possible when good low load efficiency is desired: The resistor divider generates a small load on the output, which should be minimized to optimize the quiescent current at low loads. Place resistors R1 and R2 very



close to the FB pin to minimize PCB trace length and noise. Great care should be taken to route the FB trace away from noise sources, such as the inductor or the SW trace. To improve frequency response, a feed-forward capacitor (CFF) may be used.

Feedforward Capacitor (CFF)

The RTQ2158A is optimized for low duty-cycle applications and the control loop is stable with low ESR ceramic output capacitors. In higher duty-cycle applications (higher output voltages or lower input voltage), the internal ripple signal will increase in amplitude. Before the ACOT® control loop can react to an output voltage fluctuation, the voltage change on the feedback signal must exceed the internal ripple amplitude. Because of the large internal ripple in this condition, the response may become too slow, and may show an under-damped response. This

can cause some ringing in the output, and is especially visible at higher output voltage applications with duty-cycle is high and the feedback network attenuation is large, adding to the delay. As shown in Figure 7, adding a feedforward capacitor (CFF) across the upper feedback resistor is recommended. This increases the damping of the control system.




Figure 7. Feedback Loop with Feedforward Capacitor

Loop stability can be checked by viewing the load transient response. A load step with a speed that exceeds the converter bandwidth must be applied. For ACOT $^{\circledR}$, loop bandwidth can be in the order of 200kHz to 300kHz, so a load step with 500ns maximum rise time (di/dt 2A/ μ s) ensures

the excitation frequency is sufficient. It is important that the converter operates in PWM mode and below any current limit threshold. A load transient from 30% to 60% of maximum load is reasonable which is shown in Figure 8.




Figure 8. A Simply way to get the cross over frequency

CFF can be obtained from equation (5), as shown in equation:

$$C_{FF} = \frac{1}{2\pi \times f_{CO}} \times \sqrt{\frac{1}{R1} \times \left(\frac{1}{R1} + \frac{1}{R2}\right)}$$

Figure 9 shows the transient performance with and without feedfoward capacitor.




Figure 9. Load Transient Response with and without Feedforward Capactior

Note that, after defining the CFF please also check the load regulation, because feedforward capacitor might inject an offset voltage into Vout to cause Vout inaccuracy. If the output voltage is over specification caused by calculated CFF, please decrease the value of feedforward capacitor CFF.



Enable and Adjustable UVLO

The EN pin controls the turn-on and turn-off of the device. When EN pin voltage is above the turn-on threshold (VENH), the device starts switching, and it stop switching when the EN pin voltage falls below the turn-off threshold (VENL). The EN pin of RTQ2158A has internally pull-up with current source. However, the RTQ2158A internally week pull-down the EN pin. Figure 10 shows example if an enable time delay is required:




Figure 10. Enable Timing Control

Figure 11 shows examples of configurations for driving the EN pin from logic.




Figure 11. Logic Control for the EN Pin

Thermal Consideration

In many applications, the RTQ2158A does not generate much heat due to its high efficiency and low thermal resistance of its thermally enhanced WET-WQFN-21L 4x4 (FC) package. However, in applications which the RTQ2158A is running at a high ambient temperature, high input voltage and high switching frequency, the generated heat may exceed the maximum junction temperature of the part.

The junction temperature should never exceed the absolute maximum junction temperature listed under Absolute Maximum Ratings, to avoid permanent damage to the device. If the junction temperature reaches approximately 175°C, RTQ2158A stop switching the power MOSFETs until the temperature drops about 15°C cooler.

The maximum power dissipation can be calculated by the following formula:

 $PD(MAX) = (TJ(MAX) - TA) / \theta JA(EFFECTIVE)$

- T_J(MAX) is the maximum allowed junction temperature of the die. For recommended operating condition specifications, the maximum junction temperature is 125°C.
- TA is the ambient operating temperature.
- θJA(EFFECTIVE) is the system-level junction to ambient thermal resistance. It can be estimated from thermal modeling or measurements in the system.

The device thermal resistance depends strongly on the surrounding PCB layout and can be improved by providing a heat sink of surrounding copper ground. The addition of backside copper with thermal vias, stiffeners, and other enhancements can also help reduce thermal resistance.

Table 3 shows the simulated thermal resistance of RTQ2158A which is mounted on PCB with difference tack-up and copper thickness. The layout of thermal model refers to the RTQ2158A evaluation board.

Table 3. Simulated Thermal Resistance with Difference Tack-Up and Copper Thickness

Simulated θ _{JA}	θja(effective) (°C/W)
4 Layer with 2oz copper	39.2
4 Layer with 1oz copper	57
2 Layer with 1oz copper	75

As an example, consider the case when the RTQ2158A is used in applications where VIN = 5V, IOUT = 12A, VOUT = 1V.

The efficiency at 1V, 12A is 81% by using WE-744314047 (0.47 μ H, 1.35m Ω DCR) as the inductor and measured at room temperature. The core loss 106W can be obtained from its website. In this case, the power dissipation of RTQ2158A is

$$P_{D,RT} = \frac{1-\eta}{\eta} \times P_{OUT} - \left(I_O^2 \times DCR + P_{CORE}\right) = 2.51W$$

Considering the $\theta_{JA(EFFECTIVE)}$ is 39.2°C/W by using RTQ2158A evaluation board with 4 layers PCB and 2oz copper thickness, the junction temperature of the regulator operating in a 25°C ambient temperature is approximately :

$$T_J = 2.51 \times 39.2 \frac{^{\circ}C}{W} + 25^{\circ}C = 123^{\circ}C$$

Layout Guidelines

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the RTQ2158A:

- ► Four-layer or six-layer PCB with maximum ground plane is strongly recommended for good thermal performance.
- ▶ Keep the traces of the main current paths wide and short.
- ► VIN pins should place input capacitors on each side of IC. Place these input capacitors as close to VIN pins as possible.
- ▶ Place the AVCC decoupling capacitor, CAVCC, as close to AVCC pin as possible.
- ▶ Place bootstrap capacitor, CBOOT, as close to IC as possible. Routing the trace with width of 20mil or wider.

- ▶ Place multiple vias under the device near VIN and PGND and near input capacitors to reduce parasitic inductance and improve thermal performance. To keep thermal resistance low, extend the ground plane as much as possible, and add thermal vias under and near the RTQ2158A to additional ground planes within the circuit board and on the bottom side.
- ► The high frequency switching nodes, SW and BOOT, should be as small as possible. Keep analog components away from the SW and BOOT nodes.
- ► Connect the feedback sense network behind via of output capacitor.
- ► Place the feedback components R1/R2/CFF near the IC.

Figure 12 is the layout example which uses (70mm x100mm), four-layer PCB with 2oz copper.







Figure 12. PCB Layout Guide

2023



Outline Dimension




Complete al	Dimensions I	n Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
Α	0.700	0.800	0.028	0.031	
A1	0.000	0.050	0.000	0.002	
A3	0.175	0.250	0.007	0.010	
R	0.050	0.150	0.002	0.006	
S	0.001	0.090	0.000	0.004	

Tolerance
±0.050

WET W-Type 21L QFN 4x4 (FC) Package



Footprint Information



Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

RICHTEK

2023

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.



Datasheet Revision History

Version	Date	Description	Item
01	2023/12/20	Modify	Electrical Characteristics on P9 Application Information on P18