

# 5.5V, 3A, 2.4MHz, Automotive Synchronous Buck Converter

## 1 General Description

The RTQ2183-QA is a synchronous buck converter designed to operate within an input voltage range of 2.5V to 5.5V. It delivers up to 3A output current and supports an adjustable output voltage ranging from 0.6V to 3.3V.

Utilizing Advanced Constant On-Time (ACOT<sup>®</sup>) control architecture, the RTQ2183-QA achieves fast and stable output voltage regulation, making it ideal for applications with dynamic load requirements. By minimizing the number of external components, The ACOT<sup>®</sup> architecture minimizes the number of required external components, simplifying design and reducing system cost for efficient power management.

Key features include an independent enable control input and a power-good indicator for easy sequence control. A programmable soft-start function, implemented via an external capacitor on the SS pin, ensures controlled inrush current and smooth power-up.

The RTQ2183-QA provides comprehensive protection functions, including input undervoltage-lockout, output undervoltage protection, output overvoltage protection, overcurrent protection, and over-temperature protection. Cycle-by-cycle current-limit protection safeguards against shorted outputs. The RTQ2183-QA is available in a compact WET-VDFN-8J2L 2x1.5 (FC) package, providing flexibility and space-saving advantages for various system designs.

The recommended junction temperature range is  $-40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ , and ambient temperature range is  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ .


## 2 Features

- AEC-Q100 Grade 1 Qualified
- $\pm 1.5\%$  Output Accuracy from  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  Junction Temperature Range
- Soft-Start Control with External C<sub>ss</sub>
- Forced PWM Mode
- Input Voltage Range: 2.5V to 5.5V
- Output Voltage Range: 0.6V to 3.3V
- 65m $\Omega$  and 35m $\Omega$  Integrated Power MOSFETs
- Fixed 2.4MHz Switching Frequency
- Fast Load Transient Response with ACOT<sup>®</sup> Control Topology
- Enable Pin and Soft-Start Pin for Sequence Control
- Power-Good Indicator
- Operate Up to 100% Duty Cycle
- Input Undervoltage-Lockout Protection (UVLO)
- Input Overvoltage-Lockout Protection (OVLO)
- Output Overvoltage Protection (OVP)
- Output Undervoltage Protection (UVP)
- Short Circuit Protection with Hiccup Mode
- Over-Temperature Protection
- Small Form Factor
  - WET-VDFN-8J2L 2x1.5 (FC) Package with Compact BOM
- Ambient Temperature Range:  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$
- Junction Temperature Range:  $-40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$


## 3 Applications

- ADAS
- Automotive IVI
- Automotive Clusters

## 4 Simplified Application Circuit




## 5 Ordering Information



### Note 1.

Richtek products are Richtek Green Policy compliant and marked with <sup>(1)</sup> indicates compatible with the current requirements of IPC/JEDEC J-STD-020.


## 6 Marking Information



**Table of Contents**

<b>1</b>	<b>General Description</b> -----	<b>1</b>		
<b>2</b>	<b>Features</b> -----	<b>1</b>		
<b>3</b>	<b>Applications</b> -----	<b>1</b>		
<b>4</b>	<b>Simplified Application Circuit</b> -----	<b>2</b>		
<b>5</b>	<b>Ordering Information</b> -----	<b>2</b>		
<b>6</b>	<b>Marking Information</b> -----	<b>2</b>		
<b>7</b>	<b>Pin Configuration</b> -----	<b>4</b>		
<b>8</b>	<b>Functional Pin Description</b> -----	<b>4</b>		
<b>9</b>	<b>Functional Block Diagram</b> -----	<b>5</b>		
<b>10</b>	<b>Absolute Maximum Ratings</b> -----	<b>6</b>		
<b>11</b>	<b>ESD Ratings</b> -----	<b>6</b>		
<b>12</b>	<b>Recommended Operating Conditions</b> -----	<b>6</b>		
<b>13</b>	<b>Thermal Information</b> -----	<b>6</b>		
<b>14</b>	<b>Electrical Characteristics</b> -----	<b>7</b>		
<b>15</b>	<b>Typical Application Circuit</b> -----	<b>9</b>		
<b>16</b>	<b>Typical Operating Characteristics</b> -----	<b>10</b>		
<b>17</b>	<b>Operation</b> -----	<b>15</b>		
	17.1 Advanced Constant On-Time Control and Switching Node Operation.....	15		
	17.2 Forced PWM Mode Operation .....	15		
	17.3 Enable Control.....	15		
	17.4 Soft-Start (SS) .....	15		
	17.5 Maximum Duty Cycle Operation .....	16		
	17.6 Power-Good Indication (PG).....	16		
	17.7 Input Voltage Protection .....	16		
	17.8 Overcurrent Protection .....	17		
	17.9 Output Active Discharge.....	17		
	17.10 Output Undervoltage Protection .....	17		
	17.11 Output Overvoltage Protection .....	18		
	17.12 Over-Temperature Protection .....	18		
<b>18</b>	<b>Application Information</b> -----	<b>19</b>		
	18.1 Inductor Selection.....	19		
	18.2 Input Capacitor Selection .....	19		
	18.3 Output Capacitor Selection .....	20		
	18.4 Output Ripple .....	21		
	18.5 Feedback Voltage.....	21		
	18.6 EN Pin for Start-Up and Shutdown Operations .....	21		
	18.7 Power-Good (PG).....	22		
	18.8 Thermal Considerations .....	22		
	18.9 Layout Considerations.....	23		
<b>19</b>	<b>Outline Dimension</b> -----	<b>25</b>		
<b>20</b>	<b>Footprint Information</b> -----	<b>26</b>		
<b>21</b>	<b>Packing Information</b> -----	<b>27</b>		
	21.1 Tape and Reel Data.....	27		
	21.2 Tape and Reel Packing .....	28		
	21.3 Packing Material Anti-ESD Property.....	29		
<b>22</b>	<b>Datasheet Revision History</b> -----	<b>30</b>		


7 Pin Configuration



8 Functional Pin Description

Pin No.	Pin Name	Pin Function
1	PG	Open-drain, power-good indicator pin for device output status. Connect a 300kΩ pull-up resistor to the I/O reference power source. The PG output is logic-high when $V_{FB}$ exceeds 90% of $V_{REF}$ , and is pulled low to ground when $V_{FB}$ falls below 85% of $V_{REF}$ . If unused, leave this pin floating.
2	VIN	Power input. The input voltage range is from 2.5V to 5.5V. Connect at least a 10μF X7R or larger ceramic capacitor between this pin and GND.
3	SW	Switch node between the internal switch and the synchronous rectifier. Connect this pin to an inductor, with the other end connected to the output capacitor.
4	GND	Power ground. Connect this pin to the PCB ground plane with multiple vias to optimize thermal performance.
5	EN	Enable control input. Pulling this pin high enables the device; pulling it low disables the device.
6	SS	Soft-start capacitor connection. Connect an external capacitor between this pin and ground to set the soft-start time.
7	VOUT	Output voltage sense input. Connect this pin to the external output capacitors located near the critical load to maintain the desired output voltage.
8	FB	Feedback sense input pin. Connect this pin to the midpoint of the external feedback resistive divider between VOUT and GND to set the output voltage. The device regulates the FB voltage to a reference value, typically 0.6V.

**9 Functional Block Diagram**



## 10 Absolute Maximum Ratings

(Note 2)

- Supply Input Voltage, VIN ----- -0.3V to 6.5V
- Output Voltage, VOUT ----- -0.3V to 4V
- VIN to SW ----- -0.3V to 6.5V
- VIN to SW (t ≤ 10ns) ----- -2.5V to 9V
- Switch Node Voltage, SW ----- -0.3V to 6.5V  
 <10ns ----- -5V to 8V
- Other I/O Pins Voltages ----- -0.3V to 6.5V
- Junction Temperature ----- 150°C
- Lead Temperature (Soldering, 10 sec.) ----- 260°C
- Storage Temperature Range ----- -65°C to 150°C

**Note 2.** Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

## 11 ESD Ratings

(Note 3)

- ESD Susceptibility  
 HBM (Human Body Model) ----- 2kV

**Note 3.** Devices are ESD sensitive. Handling precautions are recommended.

## 12 Recommended Operating Conditions

(Note 4)

- Supply Input Voltage, VIN ----- 2.5V to 5.5V
- Output Voltage, VOUT ----- 0.6V to 3.3V
- Junction Temperature Range ----- -40°C to 150°C
- Ambient Temperature Range ----- -40°C to 125°C

**Note 4.** The device is not guaranteed to function outside its operating conditions.

## 13 Thermal Information

(Note 5 and Note 6)

Thermal Parameter		WET-VDFN-8J2L 2x1.5 (FC)	Unit
θJA	Junction-to-ambient thermal resistance (JEDEC standard)	99	°C/W
θJC(Top)	Junction-to-case (top) thermal resistance	121	°C/W
θJC(Bottom)	Junction-to-case (bottom) thermal resistance	8	°C/W

**Note 5.** For more information about thermal parameter, see the Application and Definition of Thermal Resistances report, AN061.

**Note 6.** θJA is simulated under natural convection (still air) at TA = 25°C with the component mounted on a high effective-thermal-conductivity four-layer test board on a JEDEC 51-7 thermal measurement standard.

**14 Electrical Characteristics**


( $V_{IN} = 3.6V$ ,  $T_J = -40$  to  $150^{\circ}C$ , unless otherwise specified.)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>Supply Voltage</b>						
VIN Supply Input Operating Voltage	$V_{IN}$	$V_{EN} = 2V$	2.5	--	5.5	V
Undervoltage-Lockout Rising Threshold	$V_{UVLO\_R}$	$V_{IN}$ rising	2.15	2.3	2.45	V
Undervoltage-Lockout Falling Threshold	$V_{UVLO\_F}$	$V_{IN}$ falling	1.95	2.1	2.25	
Supply Current (Shutdown)	$I_{SHDN}$	$V_{EN} = 0V$ , $T_J = 25^{\circ}C$	--	0.01	1	$\mu A$
		$V_{EN} = 0V$ , $T_J = -40^{\circ}C$ to $125^{\circ}C$	--	--	20	
Supply Current (Quiescent)	$I_{Q\_FPWM}$	$V_{FB} = 0.63V$	--	460	650	$\mu A$
<b>Soft-Start</b>						
Soft-Start Charge Current	$I_{SS}$	$0\%V_{FB}$ to $95\%V_{FB}$	--	0.75	0.9	$\mu A$
<b>Enable Voltage</b>						
EN Input Voltage Rising Threshold	$V_{EN\_R}$	EN high-level input voltage	1.1	--	--	V
EN Input Voltage Falling Threshold	$V_{EN\_F}$	EN low-level input voltage	--	--	0.4	V
Enable Input Current	$I_{EN}$	$EN = 2V$	--	1.2	--	$\mu A$
Enable Turn-On Delay Time	$t_{DLY\_EN\_ON}$	Time for EN on to start switching, SS pin = floating.	--	120	--	$\mu s$
<b>Output Voltage</b>						
Feedback Threshold Voltage	$V_{FB}$	$T_J = 25^{\circ}C$	0.594	0.6	0.606	V
		$T_J = -40^{\circ}C$ to $125^{\circ}C$	0.591	0.6	0.609	
Feedback Current	$I_{FB}$	$V_{FB} = 0.63V$	--	50	100	nA
<b>Internal MOSFET</b>						
High-Side On-Resistance	$R_{DS(on)\_H}$	$V_{IN} = 5V$	--	65	--	$m\Omega$
Low-Side On-Resistance	$R_{DS(on)\_L}$	$V_{IN} = 5V$	--	35	--	
<b>Current Limit</b>						
High-Side Switch Peak Current Limit	$I_{LIM\_H}$		4	5	6	A
Low-Side Switch Valley Current Limit	$I_{LIM\_L}$		--	3	--	
Low-Side Switch Negative Current Limit	$I_{LIM\_N}$	Current flow from SW to GND	--	1.2	--	A

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>Switching</b>						
Switching Frequency	fsw	V <sub>IN</sub> = 3.3V, V <sub>OUT</sub> = 1.2V, FCCM	2	2.4	2.67	MHz
Minimum Off-Time	t <sub>OFF_MIN</sub>	V <sub>IN</sub> = 5V	--	80	--	ns
Maximum Duty Cycle	D <sub>MAX</sub>		--	--	100	%
Switch Pin Leakage Current	I <sub>SW_LK</sub>	EN = 0V, V <sub>IN</sub> = 6V, V <sub>SW</sub> = 0V or 6V, T <sub>J</sub> = -40°C to 125°C	--	--	30	μA
<b>Protection</b>						
Input Overvoltage Protection Threshold	V <sub>IN_OVP</sub>	After V <sub>OUT_OVP</sub> enabled	--	6.1	--	V
Input Overvoltage Protection Hysteresis	V <sub>IN_OVP_HYS</sub>		--	160	--	mV
Output Overvoltage Protection Threshold	V <sub>OUT_OVP</sub>		110	115	120	%
Output Overvoltage Protection Hysteresis	V <sub>OUT_OVP_HYS</sub>	Overvoltage protection release	--	10	--	%
Output Undervoltage Protection Threshold	V <sub>OUT_UVP</sub>		--	40	--	%
Output Undervoltage Protection Hysteresis	V <sub>OUT_UVP_HYS</sub>	Undervoltage protection release	--	10	--	%
<b>Over-Temperature Protection</b>						
Over-Temperature Protection Threshold	T <sub>OTP</sub>		--	170	--	°C
Over-Temperature Protection Hysteresis	T <sub>OTP_HYS</sub>		--	20	--	
<b>Power-Good</b>						
Power-Good High Threshold	V <sub>PG_H</sub>	V <sub>OUT</sub> rising, PG from low to high	87	90	93	%V <sub>FB</sub>
Power-Good Low Threshold	V <sub>PG_L</sub>	V <sub>OUT</sub> falling, PG from high to low	82	85	88	
Power-Good Delay Time	t <sub>DLY_PG</sub>		--	80	--	μs
Power-Good High-Level Voltage	V <sub>PG_HL</sub>	V <sub>IN</sub> = 5V, V <sub>FB</sub> = 0.6V	4.6	--	--	V
Power-Good Low-Level Voltage	V <sub>PG_LL</sub>	Sink current = 1mA	0	--	250	mV
Power-Good Leakage Current	I <sub>PG_LK</sub>	Pull-up voltage is 5V	--	--	100	nA
Self-Bias PG		When V <sub>IN</sub> = 0 & EN = 0, PG pull-up voltage = 3.6V, pull-up resistor = 300kΩ (Note 7)	--	--	0.7	V
<b>Output Discharge Resistor</b>						
Output Discharge Switch On-Resistance	R <sub>DISCHG</sub>	V <sub>EN</sub> = 0V, V <sub>OUT</sub> = 1.2V	--	5	10	Ω

**Note 7.** Guaranteed by design.

**15 Typical Application Circuit**















**Table 1. Recommended External Components for 3A Maximum Load Current** (Note 8)

Component	Part Number	Description	Manufacturer
C <sub>IN</sub>	GCM21BC71C106KE36	10μF/16V/X7S/0805	MURATA
C <sub>OUT</sub>	GCM21BD70J226ME36	22μF/6.3V/X7T/0805	MURATA
L (For 1.8V)	DFE32CAHR47MR0	470nH/8.7A/14mΩ	MURATA
L (For 1.2V)	XEL4020-102MEC	1μH/9A/14.6mΩ	COILCRAFT
C <sub>FF</sub>	GCM1555C1H220JA16	22pF/50V/C0G/0402	MURATA
R <sub>FB1</sub> (For 1.8V)	MR04X1003FTL	100kΩ/1%/0402	WALSIN
R <sub>FB2</sub> (For 1.8V)	MR04X4992FTL	49.9kΩ/1%/0402	WALSIN
R <sub>FB1</sub> (For 1.2V)	MR04X1003FTL	100kΩ/1%/0402	WALSIN
R <sub>FB2</sub> (For 1.2V)	MR04X1003FTL	100kΩ/1%/0402	WALSIN
R <sub>PG</sub>	MR04X3003FTL	300kΩ/1%/0402	WALSIN


**Note 8.** All the input and output capacitors are the suggested values, referring to the effective capacitances, subject to any de-rating effect, like a DC bias.

16 Typical Operating Characteristics






Power On from EN




Time (1ms/Div)

Power Off from EN




Time (1ms/Div)

Power On from EN




Time (1ms/Div)

Power Off from EN




Time (20μs/Div)

PG Output vs. V\_IN Rising




Time (1ms/Div)

PG Output vs. V\_IN Falling




Time (4μs/Div)


**PG Output vs. EN Rising**




**PG Output vs. EN Falling**




**Hiccup Mode Entry**




**Hiccup Mode Recovery**




**Hiccup Mode Entry**




**Hiccup Mode Recovery**




Output Ripple Voltage



Output Ripple Voltage



Load Transient



## 17 Operation

The RTQ2183-QA is a synchronous buck converter capable of delivering up to 3A output current from a 2.5V to 5.5V input supply.

### 17.1 Advanced Constant On-Time (ACOT<sup>®</sup>) Control and Switching Node Operation

The RTQ2183-QA utilizes ACOT<sup>®</sup> control to achieve ultrafast transient response, reduce external component count, and ensure stability with low ESR MLCC output capacitors. When the feedback voltage drops below the reference and the minimum off-time one-shot (80ns, typical) has expired with inductor current below the current-limit threshold, the internal on-time one-shot circuitry is triggered, turning on the high-side switch. The short minimum off-time enables ultrafast transient response and allows for smaller output capacitance.

The on-time duration is inversely proportional to the input voltage and directly proportional to the output voltage, maintaining a pseudo-fixed switching frequency across the input range. After the on-time period, the high-side switch turns off, and the low-side switch turns on until the next on-time trigger. In the steady state, the error amplifier compares the feedback voltage ( $V_{FB}$ ) to the internal reference voltage. If the virtual inductor current ramp voltage is lower than the output of the error amplifier, a new fixed on-time is triggered.

### 17.2 Forced PWM Mode Operation

The RTQ2183-QA operates in forced PWM mode (FCCM) for applications requiring exclusion of switching harmonics from the signal band. While FCCM mode reduces light load efficiency, it provides low output voltage ripple, precise output voltage regulation, fast transient response, and stable switching frequency.

### 17.3 Enable Control

The RTQ2183-QA features an EN pin for external enable control. If the EN pin voltage ( $V_{EN}$ ) is below the falling threshold ( $V_{EN\_F}$ ), the converter disables its output, regardless of  $V_{IN}$  voltage being above the input undervoltage-lockout rising threshold ( $V_{UVLO\_R}$ ). In shutdown mode, the supply current is reduced to  $I_{SHDN}$  ( $\mu A$ ). If the EN voltage exceeds the rising threshold ( $V_{EN\_R}$ ) and the  $V_{IN}$  voltage is above the UVLO rising threshold ( $V_{UVLO\_R}$ ), the device is enabled and the soft-start sequence is initiated.

### 17.4 Soft-Start (SS)

The RTQ2183-QA features an internal soft-start mechanism controlled by an external capacitor. Upon power-up, the external capacitor is charged by an internal current source, generating a soft-start ramp voltage as the reference for the PWM controller. The output voltage ramps smoothly to its target regulation voltage once this ramp voltage exceeds feedback voltage ( $V_{FB}$ ), ensuring smooth start-up from a pre-biased output. The soft-start time ( $t_{SS}$ ) is determined by the external soft-start capacitor ( $C_{SS}$ ) and the internal charge current ( $I_{SS} \approx 0.75\mu A$ ):

$$t_{SS}(ms) = \frac{C_{SS}(nF) \times 0.6}{I_{SS}(\mu A)}$$

The minimum soft-start time is approximately 1ms, even if no external  $C_{SS}$  is connected or the calculated  $t_{SS}$  is less than 1ms.




Figure 1. Start-Up Sequence

**17.5 Maximum Duty Cycle Operation**

The RTQ2183-QA is designed to operate in dropout mode when the duty cycle approaches 100%. If the required off-time becomes less than the minimum off-time, the RTQ2183-QA activates the skip off-time function, allowing the high-side MOSFET to remain continuously on. This enables the converter to achieve a duty cycle close to 100%, so the maximum output voltage is nearly equal to the input supply voltage. The actual dropout voltage depends on several factors, including the input voltage, output voltage, switching frequency, load current, and overall efficiency.

**17.6 Power-Good Indication (PG)**

The RTQ2183-QA features an open-drain power-good output (PG) that indicates the status of the output voltage. The PG pin should be connected to  $V_{IN}$  or an external voltage source (not exceeding 5.5V) through a pull-up resistor.

The power-good function is enabled after the soft-start process and is monitored by a comparator connected to the feedback signal ( $V_{FB}$ ). When  $V_{FB}$  rises above the power-good high threshold ( $V_{PG\_H}$ , typically 90% of the reference voltage), the PG pin enters a high-impedance state and the  $V_{PG}$  remains high after a short delay. If  $V_{FB}$  falls below the power-good low threshold ( $V_{PG\_L}$ , typically 85% of the reference voltage), the PG pin is pulled low. [Figure 2](#) illustrates the power-good indication profile.




Figure 2. The Logic of Power-Good Function

**17.7 Input Voltage Protection**

The RTQ2183-QA is equipped with both input undervoltage-lockout protection (UVLO) and input overvoltage protection (OVLO) ( $V_{IN\_OVP}$ ) to ensure proper operation. The device continuously monitors  $V_{IN}$  and initiates soft-start to the regulated output voltage when the  $V_{IN}$  voltage rises above the UVLO

high threshold (typically 2.3V). If  $V_{IN}$  drops below the UVLO low threshold (typically 2.1V), the device shuts down immediately.

Additionally, during output OVP (and only then), if the voltage on the VIN pin exceeds the OVLO threshold (typically 6.1V), the device will immediately shut down to prevent potential damage.

**17.8 Overcurrent Protection (OCP)**

The RTQ2183-QA features cycle-by-cycle current-limit protection on both the high-side and low-side MOSFETs to prevent catastrophic damage during output short circuits, overcurrent conditions, or inductor saturation.

Overcurrent protection is implemented using an internal current comparator that monitors the current in the high-side MOSFET during each switching cycle. The switch current is compared to the high-side peak current limit ( $I_{LIM\_H}$ ) and the low-side valley current limit ( $I_{LIM\_L}$ ). If an overcurrent condition persists, the converter will shut down after a certain number of hiccup cycles.

Negative overcurrent protection is also provided in forced PWM (FPWM) mode by measuring the inductor current through the low-side switch during its on-time. If the current exceeds the low-side negative current limit ( $I_{LIM\_N}$ ), the low-side switch is turned off immediately.

**17.9 Output Active Discharge**

When the RTQ2183-QA is disabled due to the EN pin being inactive, an undervoltage-lockout (UVLO), or an over-temperature protection (OTP) event, the device actively discharges the output capacitors through an internal  $5\Omega$  resistor connected to ground via the SW pins. This built-in discharge function prevents reverse current flow from the output to the input capacitors in the event of an input voltage drop. No external active discharge circuit is required. This discharge function ceases once the fault condition is cleared.

**17.10 Output Undervoltage Protection (UVP)**

The RTQ2183-QA features output undervoltage protection (UVP) with hiccup mode to safeguard against overloads or short circuits. The IC consistently monitors the feedback voltage ( $V_{FB}$ ). If  $V_{FB}$  drops below the UVP threshold, typically 40% of the reference voltage, the UV comparator is triggered. The IC responds by disabling the low-side and enabling the high-side MOSFET, causing the inductor current to ramp up to the peak current limit (POC) and then down to the valley current limit (VOC). If this condition is detected 7 consecutive cycles, the device enters hiccup mode, shutting down for a predetermined off-time ( $t_{HICCUP\_OFF}$ ), typically 5 times of  $(2/3 \times t_{SS} + 76\mu s)$ , and then attempts recovery for a predetermined on-time ( $t_{HICCUP\_ON}$ ), typically 1 time  $(2/3 \times t_{SS} + 76\mu s)$ . If the fault is resolved before the soft-start completes, normal operation resumes. Otherwise, the device continues cycling through hiccup mode until the fault is cleared. This mechanism reduces input current and power dissipation, ensuring safe operation and smooth recovery.




Figure 3. Hiccup Mode Behavior

### 17.11 Output Overvoltage Protection (OVP)

The RTQ2183-QA includes output overvoltage protection (OVP) to limit output voltage overshoot. If the  $V_{FB}$  exceeds 115% of the reference voltage, the PG pin remains high. If the overvoltage condition persists, the low-side MOSFET remains on until the low-side MOSFET valley current reaches the negative current limit  $-1.2A$  (typical). If dynamic regulation cannot limit the increase in  $V_{OUT}$ , and the input reaches the input OVP threshold (6.1V, typical), the RTQ2183-QA stops switching until the input voltage drops below 6V (typical). The RTQ2183-QA then resumes operation.

### 17.12 Over-Temperature Protection (OTP)

The RTQ2183-QA features over-temperature protection to prevent damage from excessive power dissipation. When the junction temperature exceeds the over-temperature threshold ( $T_{OTP} = 170^{\circ}C$ ), The converter shuts down switching operation. Normal operation resumes with a complete soft-start sequence once the junction temperature drops below the threshold by the hysteresis value ( $T_{OTP\_HYS} = 20^{\circ}C$ ).

Note that the over-temperature protection is designed as a secondary fail-safe for transient overload conditions. It is not intended for continuous operation outside the specified absolute maximum operating junction temperature range. Prolonged operation above the maximum rated temperature may impair device reliability or cause permanent damage.

## 18 Application Information

(Note 9)

The basic application circuit for the RTQ2183-QA is shown in [Typical Application Circuit](#). The selection of external components is determined by the maximum load current. The process begins with selecting the appropriate inductor value and the operating frequency, followed by C<sub>IN</sub> and C<sub>OUT</sub>.

### 18.1 Inductor Selection

Inductor selection involves trade-offs among size, cost, efficiency, and transient response. Three key parameters should be considered: inductance value (L), inductor saturation current (I<sub>SAT</sub>), and DC resistance (DCR).

A common design guideline is to select an inductor that results in a peak-to-peak ripple current of approximately 30% of the IC's rated current, balancing size and power loss. However, the optimal value may vary depending on application constraints. The inductor value is determined by the switching frequency, input voltage, output voltage, and the desired inductor ripple current, using the following equation:

$$L(\mu\text{H}) = \frac{V_{\text{OUT}}(\text{V}) \times [V_{\text{IN}}(\text{V}) - V_{\text{OUT}}(\text{V})]}{V_{\text{IN}}(\text{V}) \times f_{\text{SW}}(\text{MHz}) \times \Delta I_L(\text{A})}$$

To maximize efficiency, choose a low-loss inductor with the lowest possible DC resistance that fits within the available space. The inductor's saturation current rating should exceed the device's peak current limit. The core must be large enough to avoid saturation at the peak inductor current (I<sub>L\_PEAK</sub>):

$$\Delta I_L(\text{A}) = \frac{V_{\text{OUT}}(\text{V}) \times [V_{\text{IN}}(\text{V}) - V_{\text{OUT}}(\text{V})]}{V_{\text{IN}}(\text{V}) \times f_{\text{SW}}(\text{MHz}) \times L(\mu\text{H})}$$

$$I_{L\_PEAK}(\text{A}) = I_{\text{OUT\_MAX}}(\text{A}) + \frac{1}{2} \Delta I_L(\text{A})$$

The current flowing through the inductor is the inductor ripple current plus the output current. During power-up, faults, or transient load conditions, the inductor current may exceed the calculated peak inductor current value. For robust design, select an inductor with a saturation current rating equal to or greater than the device's switch current limit.

### 18.2 Input Capacitor Selection

The Input capacitance, C<sub>IN</sub>, filters the pulsating current at the drain of the high-side power MOSFET. C<sub>IN</sub> should be sized to minimize input voltage variation. The waveform of C<sub>IN</sub> ripple voltage and current is shown in [Figure 4](#). The peak-to-peak voltage ripple on the input capacitor can be estimated using the following equation:

$$\Delta V_{\text{CIN\_PP}}(\text{V}) = D \times I_{\text{OUT}}(\text{A}) \times \frac{1-D}{C_{\text{IN}}(\mu\text{F}) \times f_{\text{SW}}(\text{MHz})} + 2 \times [I_{\text{OUT}}(\text{A}) \times \text{ESR}(\Omega)]$$

$$D = \frac{V_{\text{OUT}}(\text{V})}{V_{\text{IN}}(\text{V}) \times \eta(\%)}, \text{ where } \eta: \text{ Estimated efficiency at maximum load.}$$

For ceramic capacitors, the ESR-induced ripple is negligible due to their very low ESR. The minimum input capacitance can be estimated using the following equation:

$$C_{\text{IN\_MIN}}(\mu\text{F}) = I_{\text{OUT\_MAX}}(\text{A}) \times \frac{D \times (1-D)}{\Delta V_{\text{IN\_PP\_MAX}}(\text{V}) \times f_{\text{SW}}(\text{MHz})}$$




Figure 4. C<sub>IN</sub> Ripple Voltage and Input Current

In addition, the input capacitor must have a very low ESR and be rated to handle the worst-case RMS input current, calculated as:

$$I_{RMS}(A) \cong I_{OUT\_MAX}(A) \times \frac{V_{OUT}}{V_{IN}} \times \sqrt{\frac{V_{IN}}{V_{OUT}} - 1}$$

For design purposes, it is common to use the worse-case I<sub>RMS</sub> value, approximately I<sub>RMS</sub> ≅ I<sub>OUT</sub> / 2 at V<sub>IN</sub> = 2 V<sub>OUT</sub>. Note that capacitor manufacturers often specify ripple current ratings based on a lifespan of only 2000 hours. It is advisable to further de-rate the capacitor, or select a capacitor rated for a higher temperature than required. Multiple capacitors may be paralleled to meet size, height and thermal requirements. For low input voltage applications, sufficient bulk input capacitance is necessary to minimize transient effects during output load changes. Ceramic capacitors are ideal for switching regulator applications because of their small size, robustness, and very low ESR. However, care must be taken when using ceramic capacitors at the input.

The input capacitor should be placed as close as possible to the V<sub>IN</sub> pin, with a low-inductance connection to the PGND of the IC. It is recommended to use a 10μF, X7R capacitors between the V<sub>IN</sub> pin to the PGND pin.

### 18.3 Output Capacitor Selection

The selection of C<sub>OUT</sub> is determined by the required ESR to minimize output voltage ripple. Additionally, the amount of bulk capacitance is critical to ensure loop stability. Loop stability can be verified by analyzing the load transient response.

The output voltage ripple, ΔV<sub>OUT</sub>, can be estimated using the following equation:

$$\Delta V_{OUT\_PP}(V) = \Delta I_L(A) \times \left( ESR(\Omega) + \frac{1}{8 \times C_{OUT}(\mu F) \times f_{SW}(MHz)} \right)$$

where  $f_{sw}$  is the switching frequency and  $\Delta I_L$  is the inductor ripple current. The output voltage ripple will be the highest at the maximum input voltage, as the  $\Delta I_L$  increases with the input voltage. Multiple capacitors may be placed in parallel to meet the ESR and RMS current handling requirements. Ceramic capacitors are recommended due to their outstanding low ESR characteristics.

**18.4 Output Ripple**

The output voltage ripple at the switching frequency is determined by the inductor current ripple passing through the output capacitor's impedance. To derive the output voltage ripple, the output capacitor with capacitance,  $C_{OUT}$ , and its equivalent series resistance, ESR, must be taken into consideration. The total peak-to-peak output voltage ripple ( $V_{RIPPLE}$ ) consists of two components: the ESR-induced ripple ( $V_{RIPPLE(ESR)}$ ) and the capacitive ripple ( $V_{RIPPLE(C)}$ ), and can be expressed as follows:

$$V_{RIPPLE(V)} = V_{RIPPLE(ESR)(V)} + V_{RIPPLE(C)(V)}$$

$$V_{RIPPLE(ESR)(V)} = \Delta I_L (A) \times R_{ESR}(\Omega)$$

$$V_{RIPPLE(C)(V)} = \frac{\Delta I_L (A)}{8 \times C_{OUT}(\mu F) \times f_{SW}(MHz)}$$

If ceramic capacitors are used for output capacitors, both the components should be considered due to the extremely low ESR and relatively small capacitance.

**18.5 Feedback Voltage Setting**

Set the output voltage using a resistive divider from the output to ground, with the midpoint connected to FB, as shown in [Figure 5](#). The output voltage is set according to the following equation:

$$V_{OUT} = 0.6V \times (1 + R_{FB1} / R_{FB2})$$

For optimal output voltage accuracy, use resistors with 1% or better tolerance. And place the divider as close as possible to the FB pin.




Figure 5. Output Voltage Setting

**18.6 EN Pin for Start-Up and Shutdown Operations**

For automatic start-up, the EN pin can be connected to the input supply  $V_{IN}$  directly. The large built-in hysteresis band makes the EN pin suitable for implementing simple delay and timing circuits. To introduce a start-up delay, connect the EN pin to  $V_{IN}$  through a resistor  $R_{EN}$  and a capacitor  $C_{EN}$ , as shown in [Figure 6](#). The delay time can be calculated based on the EN's internal threshold voltage, which determines when switching operation begins.

For logic-controlled enable, an external MOSFET can be used, as shown in [Figure 7](#). In this case, a pull-up resistor,  $R_{EN}$ , connects  $V_{IN}$  to the EN pin, while the MOSFET (Q1) pulls the EN pin low under logic control. To prevent the device from being enabled when  $V_{IN}$  is below the desired voltage (e.g., less than the  $V_{OUT}$  target), a resistive

divider (REN1 and REN2) can be used to externally set a custom input undervoltage-lockout threshold, as shown in [Figure 8](#).




Figure 6. Enable Timing Control




Figure 7. Logic Control for the EN Pin




Figure 8. Resistive Divider for Undervoltage-Lockout Threshold Setting

### 18.7 Power-Good (PG)

The PG pin is an open-drain power-good indication output and should be connected to an external voltage source through a pull-up resistor.

The external voltage source can be either an independent supply below 5.5V or the input of the RTQ2183-QA, provided the input voltage is regulated below 5.5V. For reliable operation, it is recommended to keep the PG pull-up voltage  $\leq V_{IN}$ . A 300k $\Omega$  pull-up resistor is recommended between the external voltage source and the PG pin.

### 18.8 Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature  $T_{J(MAX)}$ , listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation is influenced by the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction-to-ambient thermal resistance. For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 150°C. The junction-to-ambient thermal resistance,  $\theta_{JA}$ , is highly package dependent. For a WET-VDFN-8J2L 2x1.5 (FC) package, the thermal resistance,  $\theta_{JA}$ , is 99°C/W on a

standard JEDEC 51-7 high effective-thermal-conductivity four-layer test board. The maximum power dissipation at  $T_A = 25^\circ\text{C}$  can be calculated as below:

$$P_{D(\text{MAX})} = (150^\circ\text{C} - 25^\circ\text{C}) / (99^\circ\text{C}/\text{W}) = 1.26\text{W for a WET-VDFN-8J2L 2x1.5 (FC) package.}$$

The maximum power dissipation depends on the operating ambient temperature for the fixed  $T_{J(\text{MAX})}$  and the thermal resistance,  $\theta_{JA}$ . The derating curves in [Figure 9](#) allows the designer to estimate the effect of rising ambient temperature on the maximum power dissipation.




Figure 9. Derating Curve of Maximum Power Dissipation

**18.9 Layout Considerations**

For optimal performance of the RTQ2183-QA, the following layout guidelines must be strictly followed.

- The input capacitor must be placed as close as possible to the IC to minimize the power loop area. A typical 10µF decoupling capacitor is recommended to reduce high-frequency noise on VIN.
- The SW node experiences high-frequency voltage swings. Keep the area around the SW node as small as possible, and ensure analog components are placed away from the SW node to prevent stray capacitive noise pickup.
- Ensure all power trace connections as wide as possible to improve thermal dissipation.
- Keep the feedback line as short as possible and route it away from the power inductor and other noisy areas.

An example PCB layout is shown in [Figure 10](#).





Figure 10. PCB Layout Guide

**Note 9.** The information provided in this section is for reference only. The customer is solely responsible for designing, validating, and testing any applications incorporating Richtek’s product(s). The customer is also responsible for applicable standards and any safety, security, or other requirements.


**19 Outline Dimension**



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.800	1.000	0.031	0.039
A1	0.000	0.050	0.000	0.002
A3	0.175	0.250	0.007	0.010
b	0.200	0.300	0.008	0.012
D	1.950	2.050	0.077	0.081
E	1.450	1.550	0.057	0.061
e	0.500		0.020	
L	0.450	0.550	0.018	0.022
L1	0.550	0.650	0.022	0.026
R	0.050	0.150	0.002	0.006
S	0.001	0.090	0.000	0.004
H	0.125		0.005	

**WET V-Type 8J2L DFN 2x1.5 Package (FC)**



## 20 Footprint Information




Package	Number of Pins	Footprint Dimension (mm)							Tolerance
		P	A	B	C	C1	D	M	
WET-VDFN2X1.5-8J2(FC)	8	0.50	2.30	0.40	0.95	1.05	0.30	1.80	±0.05

**21 Packing Information**

**21.1 Tape and Reel Data**









Package Type	Tape Size (W1) (mm)	Pocket Pitch (P) (mm)	Reel Size (A)		Units per Reel	Trailer (mm)	Leader (mm)	Reel Width (W2) Min./Max. (mm)
			(mm)	(in)				
(V, W) QFN/DFN 2x1.5	8	4	180	7	2,500	160	600	8.4/9.9



**C, D, and K are determined by component size.**  
**The clearance between the components and the cavity is as follows:**  
**- For 8mm carrier tape: 0.5mm max.**

Tape Size	W1		P		B		F		ØJ		K		H
	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.	
8mm	8.3mm	3.9mm	4.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	1.0mm	1.3mm	0.6mm	

## 21.2 Tape and Reel Packing

Step	Photo/Description	Step	Photo/Description
1	 <p>Reel 7"</p>	4	 <p>3 reels per inner box <b>Box A</b></p>
2	 <p>HIC &amp; Desiccant (1 Unit) inside</p>	5	 <p>12 inner boxes per outer box</p>
3	 <p>Caution label is on backside of Al bag</p>	6	 <p>Outer box <b>Carton A</b></p>

Container Package	Reel		Box			Carton		
	Size	Units	Item	Reels	Units	Item	Boxes	Unit
(V, W) QFN & DFN 2x1.5	7"	2,500	Box A	3	7,500	Carton A	12	90,000
			Box E	1	2,500	For Combined or Partial Reel.		

**21.3 Packing Material Anti-ESD Property**

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
$\Omega/\text{cm}^2$	$10^4$ to $10^{11}$	$10^4$ to $10^{11}$	$10^4$ to $10^{11}$	$10^4$ to $10^{11}$	$10^4$ to $10^{11}$	$10^4$ to $10^{11}$

**Richtek Technology Corporation**

14F, No. 8, Taiyuan 1st St., Zhubei City,  
 Hsinchu County 302082, Taiwan (R.O.C.)  
 Tel: 886-3-5526-789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2026 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.

## 22 Datasheet Revision History

Version	Date	Description
00	2025/11/12	First Edition
01	2026/4/7	<a href="#">Note 9</a> - Updated descriptions <a href="#">Outline Dimension</a> - Updated figure regarding symbol L