2A, 6.5V, Ultra Low Noise, Ultra Low Dropout Linear Regulator

General Description


The RTQ2532N is a high-current (2A), low-noise $(6.8\mu V_{RMS})$, high accuracy (1% over line, load, and temperature), low-dropout linear regulator (LDO) capable of sourcing 2A with extremely low dropout (max. 125mV). The device output voltage is pin-selectable (up to 3.95V) using a PCB layout without the need of external resistors, thus reducing overall component count. Designers can achieve higher output voltage with the use of external resistor divider. The device supports single input supply voltage as low to 1.1V that makes it easy to use.

The low noise, high PSRR and high output current capability makes the RTQ2532N ideal to power noise-sensitive devices such as analog-to-digital converters (ADCs), digital-to-analog converters (DACs), and RF components. With very high accuracy, remote sensing, and soft-start capabilities to reduce inrush current, the RTQ2532N is ideal for powering digital loads such as FPGAs, DSPs, and ASICs.

The external enable control and power good indicator function makes the control sequence easier. The output noise immunity is enhanced by adding external bypass capacitor on the NR/SS pin. The device is fully specified over the temperature range of $T_J = -40^{\circ}$ C to 125°C and is offered in a VQFN-20L 3.5x3.5 package.

Ordering Information

RTQ2532N



Note :

***Empty means Pin1 orientation is Quadrant 1

Richtek products are :

- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb-free soldering processes.


Features

- Input Voltage Range : 1.1V to 6.5V
- Two Output Voltage Modes
- 0.8 V to 5.5V (Set by a Resistive Divider)
- ▶ 0.8 V to 3.95V (Set via PCB Layout, No External Resistor Required)
- Accurate Output Voltage Accuracy (1%) Over Line, Load and Temperature
- Ultra High PSRR : 40dB at 500kHz
- Excellent Noise Immunity
 - ▶ 6.8µV_{RMS} at 0.8V Output
 - ▶ 10µV_{RMS} at 3.3V Output
- Ultra Low Dropout Voltage : 125mV at 2A
- Enable Control
- Programmable Soft-Start Output
- \bullet Stable with a 22 μF or Larger Ceramic Output Capacitor
- Support Power-Good Indicator Function
- RoHS Compliant and Halogen Free

Applications

- Portable Electronic Devices
- Wireless Infrastructures : SerDes, FPGA, DSP
- RF, IF Components : VCO, ADC, DAC, LVDS

Pin Configuration



VQFN-20L 3.5x3.5



Marking Information


| 02=YM DNN | |
|--------------|--|
| • | |

02= : Product Code YMDNN : Date Code

Functional Pin Description

| Pin No. | Pin Name | Pin Function |
|----------------------------|--|--|
| 1, 19, 20 | VOUT | LDO output pins. A 22μ F or larger ceramic capacitor (10μ F or greater effective capacitance) is required for stability. Place the output capacitor as close to the device as possible and minimize the impedance between VOUT pin and load. |
| 2 | SNS | Output voltage sense input pin. Connect this pin only if using the configuration without external resistors. Keep the SNS pin floating if the VOUT voltage is set by external resistor. |
| 3 | FB | Feedback voltage input. This pin is used to set the desired output voltage via an external resistive divider. The feedback reference voltage is 0.8V typically. |
| 4 | PGOOD | Power good indicator output. An open-drain output and active high when the output voltage reaches 88% of the target. The pin is pulled to ground when the output voltage is lower than its specified thresholds, including EN shutdown, OCP and OTP. |
| 5, 6, 7, 9, 10, 11 | 50mV, 100mV, 200mV, 400mV, 800mV, 1.6V | Output voltage setting pins. Connect these pins to ground or leave floating. Connecting these pins to ground increases the output voltage by the value of the pin name; multiple pins can be simultaneously connected to GND to select the desired output voltage. Leave these pins floating (open) if the VOUT voltage is set by external resistor. |
| 8, 18, 21 (Exposed Pad) | GND | Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation. |
| 12 | BIAS | This pin has no internal IC connection. A BIAS input voltage below 6.5V can be applied to this pin (for compatibility with other vendors) or this pin can be left open (floating). Either option is safe and will not affect IC operation. |
| 13 | NR/SS | Noise-reduction and soft-start pin. Decouple this pin to GND with an external capacitor $C_{NR/SS}$ can not only reduce output noise to very low levels but also slow down the rising of VOUT, providing a soft-start behavior. For low noise applications, a 10nF to 1 μ F $C_{NR/SS}$ is suggested. |
| 14 | EN | Enable control input. Connecting this pin to logic-high enables the regulator, and driving this pin low puts it into shutdown mode. The device can have V_{IN} and V_{EN} sequenced in any order without causing damage to the device. However, to ensure the soft-start function works as intended, certain sequencing rules must be applied. Enabling the device after V_{IN} is present is preferred. |
| 15, 16, 17 | VIN | Supply input. A general 22μ F ceramic capacitor should be placed as close as possible to this pin for better noise rejection. |

Functional Block Diagram



Operation

The RTQ2532N operates with single supply input ranging from 1.1V to 6.5V and is capable of delivering up to 2A current to the output. The device features high PSRR and low noise to provide a clean supply to the application.

A low-noise reference and error amplifier are included to reduce device noise. The NR/SS capacitor filters the noise from the reference, and the feed-forward capacitor filters the noise from the error amplifier. The high power-supply rejection ratio (PSRR) of the RTQ2532N minimizes the coupling of input supply noise to the output.

Enable and Shutdown

The RTQ2532N provides an EN pin, as an external chip enable control, to enable or disable the device. V_{EN} below 0.5 V turns the regulator off and enters the shutdown mode, while V_{EN} above 1.1V turns the regulator on. When the regulator is shutdown, the ground current is reduced to a maximum of 25µA. The enable circuitry has hysteresis (typically 50mV) for use with relatively slowly ramping analog signals.

If not used, connect the EN pin as close as possible to the largest capacitance on the input to prevent voltage droops on the VIN line from triggering the enable circuit.

VOUT Programming Pins

The built-in matched feedback resistor network of the RTQ2532N can set the output voltage. The output voltage can be programmed from 0.8V to 3.95V in 50mV steps when tying these programming pins (Pins 5 to 11) to ground. Tying any of the VOUT programming pins to SNS can lower the value of the upper resistor divider. Hence, the VOUT programming resolution is increased.

Programmable Soft-Start

The noise-reduction capacitor ($C_{NR/SS}$) reduces noise and programs the soft-start ramp time during turn-on. When EN and UVLO exceed the respective threshold voltage, the RTQ2532N activates a quick-start circuit to charge the noise reduction capacitor ($C_{NR/SS}$) and then the output voltage ramps up.

Power Good

The power-good circuit monitors the feedback pin voltage to indicate the status of the output voltage. The opendrain PGOOD pin requires an external pull-up resistor to an external supply, and any downstream device can receive power-good as a logic signal that can be used for sequencing. A pull-up resistor from $10k\Omega$ to $100k\Omega$ is recommended. Make sure that the external pull-up supply voltage results in a valid logic signal for the receiving device or devices.

After start-up, the PGOOD pin becomes high impedance when the feedback voltage exceeds V_{PGOOD_HYS} (typically 90% of 0.8V reference voltage level). The PGOOD is pulled to GND when the feedback pin voltage falls below the V_{IT_PGOOD} , when EN is low, or the current limit or OTP levels are reached.

Under-Voltage Lockout (UVLO)

The UVLO circuit monitors the input voltage to prevent the device from turning on before VIN rises above the V_{UVLO} threshold. The UVLO circuit also disables the output of the device when VIN falls below the lockout voltage (V_{UVLO} – Δ V_{UVLO}). The UVLO circuit responds quickly to glitches on VIN and attempts to disable the output of the device if VIN collapses.

Internal Current Limit (ILIM)

The RTQ2532N continuously monitors the output current to protect the device against high load current faults or short events. The current limit circuitry is not intended to allow operation above the rated current of the device. Continuously running the RTQ2532N above the rated current degrades the reliability of the device.

During current limit, the output voltage falls when load impedance decreases. If the output voltage is low, excessive power may cause the output thermal shutdown.

A foldback feature limits the short-circuit current to protect the regulator from damage under all load conditions. If the load current demand exceeds the foldback current limit before EN goes high, the device does not turn on.

Over-Temperature Protection (OTP)

The RTQ2532N implements thermal shutdown protection. The device is disabled when the junction temperature (T_J) exceeds 160°C (typical). The LDO automatically turns on again when the temperature falls below 140°C (typical).

For reliable operation, limit the junction temperature to a maximum of 125°C. Continuously running the RTQ2532N into thermal shutdown or above a junction temperature of 125°C reduces long-term reliability.

Output Active Discharge

When the device is disabled, the RTQ2532N discharges the LDO output (via VOUT pins) through an internal current sink to ground. Do not rely on the active discharge circuit for discharging a large amount of output capacitance after the input supply collapses because reverse current can possibly flow from the output to the input. External current protection should be added if the device work at reverse voltage state.

Copyright©2023 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.

Absolute Maximum Ratings (Note 1)

| • VIN, PGOOD, EN | - –0.3V to 7V |
|---------------------------------------|------------------|
| • VOUT | - –0.3V to 7V |
| • NR/SS, FB | - –0.3V to 3.6V |
| Lead Temperature (Soldering, 10 sec.) | -260°C |
| Junction Temperature | -150°C |
| Storage Temperature Range | - –65°C to 150°C |

ESD Ratings (Note 2)

| ESD Susceptibility | |
|--|-----|
| HBM (Human Body Model) | 2kV |

Recommended Operating Conditions (Note 3)

| Supply Input Voltage, VIN | 1.1V to 6.5V |
|----------------------------|----------------|
| Junction Temperature Range | –40°C to 125°C |

Thermal Information (Note 4 and Note 5)

| | Thermal Parameter | VQFN-20L 3.5x3.5 | Unit |
|-----------------------|---|------------------|------|
| θја | Junction-to-ambient thermal resistance (JEDEC standard) | 35.3 | °C/W |
| θJC(Top) | Junction-to-case (top) thermal resistance | 51.8 | °C/W |
| $\theta_{JC(Bottom)}$ | Junction-to-case (bottom) thermal resistance | 8.9 | °C/W |
| $	heta_{JA(EVB)}$ | Junction-to-ambient thermal resistance (specific EVB) | 37.8 | °C/W |
| ΨJC(Top) | Junction-to-top characterization parameter | 8.4 | °C/W |
| ΨJB | Junction-to-board characterization parameter | 21.7 | °C/W |

Electrical Characteristics

Over operating temperature range ($T_J = -40^{\circ}C$ to $125^{\circ}C$), ($1.1V \le V_{IN} < 6.5V$ and $V_{IN} \ge V_{OUT(TARGET)} + 0.3$ V, $V_{OUT(TARGET)} = 0.8V$, VOUT connected to 50Ω to GND, $V_{EN} = 1.1$ V, $C_{IN} = 10\mu$ F, $C_{OUT} = 22\mu$ F, $C_{NR/SS} = 0$ nF, $C_{FF} = 0$ nF, and PGOOD pin pulled up to V_{IN} with 100 k Ω , unless otherwise noted. (Note 6)

| Parameter | Symbol | Test Conditions | Min | Тур | Max | Unit |
|-------------------------------------|----------------------------------|---|----------------|-----------------|----------------|------|
| Operating Input Voltage Range | VIN | | 1.1 | | 6.5 | V |
| Feedback Reference Voltage | V _{REF} | | | 0.8 | | V |
| NR/SS Pin Voltage | VNR/SS | | | 0.8 | | V |
| Under-Voltage | V _{UVLO} | V _{IN} increasing | | 1.02 | 1.085 | V |
| Lockout | ΔV_{UVLO} | Hysteresis | | 100 | 1 | mV |
| Output Voltage | | Using voltage setting pins (50mV, 100mV, 200mV, 400mV, 800mV, and 1.6V) | 0.8V | | 3.95V | V |
| Range | | Using external resistors | 0.8V | | 5.5V | V |
| Output Voltage Accuracy (Note 6) | Vout | $\label{eq:VIN} \begin{array}{l} V_{IN} = V_{OUT} + 0.3V, \ 0.8V \leq V_{OUT} \leq 5.5V, \\ 1mA \leq I_{OUT} \leq 2A \end{array}$ | -1 | | 1 | % |
| Line Regulation | $\Delta V_{OUT} / \Delta V_{IN}$ | I_{OUT} = 1mA, $1.1V \leq V_{IN} \leq 6.5~V$ | | 0.05 | | %/V |
| Load Regulation | ΔVουτ/ΔΙουτ | $1mA \le I_{OUT} \le 2A$ | | 0.08 | | %/A |
| Dropout Voltage | V _{DROP} | | | 125 | mV | |
| Output Current Limit | ILIM | Vout = 90% Vout(target), Vin = Vout(target) + 400mV | 2.2 | 3.3 | 3.8 | А |
| Short-Circuit Current Limit | Isc | R_{LOAD} = 20m Ω , under foldback operation | | 1 | | А |
| | | Minimum load, V _{IN} = 6.5V, I _{OUT} = 5mA | | 2.8 | 4 | |
| Ground Pin Current | I _{GND} | Maximum load, V _{IN} = 1.1V, I _{OUT} = 2A | | 3.7 | 5.5 | mA |
| | | Shutdown, PGOOD = Open, V _{IN} = 6.5V, V _{EN} = 0.5V | | | 25 | μA |
| EN Pin Current | I _{EN} | V _{IN} = 6.5V, V _{EN} = 0V and 6.5V | -0.1 | | 0.1 | μΑ |
| EN Pin High-Level Input Voltage | N Pin High-Level | | 1.1 | | 6.5 | V |
| EN Pin Low-Level Input Voltage | | | 0 | | 0.5 | V |
| PGOOD Pin Threshold | VIT_PGOOD | For the direction PGOOD signal falling with decreasing V_{OUT} | 0.82 x Vouт | 0.883 x Vouт | 0.93 x Vout | V |
| PGOOD Pin Hysteresis | Vpgood_hys | For PGOOD signal rising | | 2% x Vouт | | V |

RTQ2532N

| Parameter | Symbol | Test Condi | tions | Min | Тур | Max | Unit | |
|--|-----------------|--|--|------|-----|-----|-------|--|
| PGOOD Pin Low- Level Output Voltage | Vpgood_l | V _{OUT} < V _{IT_PGOOD} , I _{PGOOD} = -1mA (curren | t into device) | | | 0.4 | v | |
| PGOOD Pin Leakage Current | IPGOOD_LK | Vout > Vit_pgood , Vpgood = 6.5V | | | | 1 | μΑ | |
| NR/SS Pin Charging Current | INR/SS | V _{NR/SS} = GND, V _{IN} = 6. | 5V | 4 | | 9 | μΑ | |
| FB Pin Leakage Current | IFB | V _{IN} = 6.5V | | -100 | | 100 | nA | |
| | | $V_{IN} - V_{OUT} = 0.4V,$ $I_{OUT} = 2A,$ $C_{NR/SS} = 100nF,$ $C_{FF} = 10nF,$ $C_{OUT} = 22\mu F$ | f = 10kHz, V _{OUT} = 0.8V | | 42 | | dB | |
| Power Supply | | | f = 500kHz, V _{OUT} = 0.8V | | 39 | | | |
| Rejection Ratio | | | f = 10kHz, V _{OUT} = 5V | | 40 | | | |
| | | | f = 500kHz, V _{OUT} = 5V | | 25 | | | |
| | | BW = 10Hz to 100kHz, IOUT = 2A, | V _{IN} = 1.1V, V _{OUT} = 0.8V | | 6.8 | | | |
| Output Noise Voltage | e _{NO} | $C_{NR/SS} = 100nF,$ $C_{FF} = 10nF,$ | V _{IN} = 3.6V, V _{OUT} = 3.3V | | 10 | | μVrms | |
| | | Соυт = 22μF | V _{OUT} = 5 V | | 16 | | | |
| Thermal Shutdown | T _{SD} | Temperature increasing | | | 160 | | 0° | |
| Threshold | 1.20 | Temperature decreasing | 9 | | 140 | | C | |

- Note 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2. Devices are ESD sensitive. Handling precautions are recommended.
- Note 3. The device is not guaranteed to function outside its operating conditions.
- **Note 4.** θ_{JA} and θ_{JC} are measured or simulated at T_A = 25°C based on the JEDEC 51-7 standard.
- Note 5. $\theta_{JA(EVB)}$, $\Psi_{JC(Top)}$ and Ψ_{JB} are measured on a high effective-thermal-conductivity four-layer test board which is in size of 70mm x 50mm; furthermore, all layers with 1 oz. Cu. Thermal resistance/parameter values may vary depending on the PCB material, layout, and test environmental conditions.
- Note 6. $V_{OUT(TARGET)}$ is the expected V_{OUT} value set by the external feedback resistors. The 50 Ω load is disconnected when the test conditions specify an IOUT value.
- **Note 7.** External resistor tolerance is not taken into account.



Typical Application Circuit





Figure 1. Configuration Circuit for VOUT Adjusted by a Resistive Divider

| | External Restive Divider Combinations | | | | | |
|--------------------|---------------------------------------|-----------------|--|--|--|--|
| Output Voltage (V) | R1 (k Ω) | R2 (k Ω) | | | | |
| 0.9 | 12.4 | 100 | | | | |
| 1 | 12.4 | 49.9 | | | | |
| 1.2 | 12.4 | 24.9 | | | | |
| 1.5 | 12.4 | 14.3 | | | | |
| 1.8 | 12.4 | 10 | | | | |
| 2.5 | 12.4 | 5.9 | | | | |
| 3.3 | 11.8 | 3.74 | | | | |
| 4.5 | 11.8 | 2.55 | | | | |
| 5 | 12.4 | 2.37 | | | | |

Table 2. Recommended External Components

| Component | Vendor P/N | |
|-------------------------------------|----------------------|----------------------------|
| CFF, CNR/SS | 10nF, 50V, X7R, 0603 | GCD188R71H103KA01 (Murata) |
| *C _{OUT} , C _{IN} | 22µF, 16V, X5R, 0805 | GRM21BR61C226ME44 (Murata) |

* : Considering the effective capacitance derated with biased voltage level, the C_{OUT} component needs to satisfy the effective capacitance at least $10\mu F$ or above at targeted output level for stable and normal operation.



 $V_{OUT} = V_{REF} + 50mV + 400mV = 0.8V + 50mV + 400mV = 1.25V$

(Table 3. provides a full list for different V_{OUT} targets and the corresponding pin settings.)


Figure 2. Configuration Circuit for Adjusted VOUT via PCB Layout





| | —— | | | | | | settings it | | | | | | |
|----------------------|------|-------|-------|-------|--------|------|----------------------|------|-------|-------|-------|-------|------|
| V _{OUT} (V) | 50mV | 100mV | 200mV | 400mV | 800m V | 1.6V | V _{OUT} (V) | 50mV | 100mV | 200mV | 400mV | 800mV | 1.6V |
| 0.8 | Open | Open | Open | Open | Open | Open | 2.4 | Open | Open | Open | Open | Open | GND |
| 0.85 | GND | Open | Open | Open | Open | Open | 2.45 | GND | Open | Open | Open | Open | GND |
| 0.9 | Open | GND | Open | Open | Open | Open | 2.5 | Open | GND | Open | Open | Open | GND |
| 0.95 | GND | GND | Open | Open | Open | Open | 2.55 | GND | GND | Open | Open | Open | GND |
| 1 | Open | Open | GND | Open | Open | Open | 2.6 | Open | Open | GND | Open | Open | GND |
| 1.05 | GND | Open | GND | Open | Open | Open | 2.65 | GND | Open | GND | Open | Open | GND |
| 1.1 | Open | GND | GND | Open | Open | Open | 2.7 | Open | GND | GND | Open | Open | GND |
| 1.15 | GND | GND | GND | Open | Open | Open | 2.75 | GND | GND | GND | Open | Open | GND |
| 1.2 | Open | Open | Open | GND | Open | Open | 2.8 | Open | Open | Open | GND | Open | GND |
| 1.25 | GND | Open | Open | GND | Open | Open | 2.85 | GND | Open | Open | GND | Open | GND |
| 1.3 | Open | GND | Open | GND | Open | Open | 2.9 | Open | GND | Open | GND | Open | GND |
| 1.35 | GND | GND | Open | GND | Open | Open | 2.95 | GND | GND | Open | GND | Open | GND |
| 1.4 | Open | Open | GND | GND | Open | Open | 3 | Open | Open | GND | GND | Open | GND |
| 1.45 | GND | Open | GND | GND | Open | Open | 3.05 | GND | Open | GND | GND | Open | GND |
| 1.5 | Open | GND | GND | GND | Open | Open | 3.1 | Open | GND | GND | GND | Open | GND |
| 1.55 | GND | GND | GND | GND | Open | Open | 3.15 | GND | GND | GND | GND | Open | GND |
| 1.6 | Open | Open | Open | Open | GND | Open | 3.2 | Open | Open | Open | Open | GND | GND |
| 1.65 | GND | Open | Open | Open | GND | Open | 3.25 | GND | Open | Open | Open | GND | GND |
| 1.7 | Open | GND | Open | Open | GND | Open | 3.3 | Open | GND | Open | Open | GND | GND |
| 1.75 | GND | GND | Open | Open | GND | Open | 3.35 | GND | GND | Open | Open | GND | GND |
| 1.8 | Open | Open | GND | Open | GND | Open | 3.4 | Open | Open | GND | Open | GND | GND |
| 1.85 | GND | Open | GND | Open | GND | Open | 3.45 | GND | Open | GND | Open | GND | GND |
| 1.9 | Open | GND | GND | Open | GND | Open | 3.5 | Open | GND | GND | Open | GND | GND |
| 1.95 | GND | GND | GND | Open | GND | Open | 3.55 | GND | GND | GND | Open | GND | GND |
| 2 | Open | Open | Open | GND | GND | Open | 3.6 | Open | Open | Open | GND | GND | GND |
| 2.05 | GND | Open | Open | GND | GND | Open | 3.65 | GND | Open | Open | GND | GND | GND |
| 2.1 | Open | GND | Open | GND | GND | Open | 3.7 | Open | GND | Open | GND | GND | GND |
| 2.15 | GND | GND | Open | GND | GND | Open | 3.75 | GND | GND | Open | GND | GND | GND |
| 2.2 | Open | Open | GND | GND | GND | Open | 3.8 | Open | Open | GND | GND | GND | GND |
| 2.25 | GND | Open | GND | GND | GND | Open | 3.85 | GND | Open | GND | GND | GND | GND |
| 2.3 | Open | GND | GND | GND | GND | Open | 3.9 | Open | GND | GND | GND | GND | GND |
| 2.35 | GND | GND | GND | GND | GND | Open | 3.95 | GND | GND | GND | GND | GND | GND |


Table 3. V_{OUT} Select Pin Settings for Different Targets

Typical Operating Characteristics












Output Noise vs. Frequency and Output Voltage


















Load Transient Response










Copyright ©2023 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.





Application Information


Richtek's component specification does not include the following information in the Application Information section. Thereby no warranty is given regarding its validity and accuracy. Customers should take responsibility to verify their own designs and to ensure the functional suitability of their components and systems.


The RTQ2532N is a high current, low-noise, high accuracy, low-dropout linear regulator which is capable of sourcing 2A with maximum dropout of 125mV. The input voltage operating range is 1.1V to 6.5V, and the adjustable output voltage is 0.8V to ($V_{IN} - V_{DROP}$) according to the external resistor setting or 0.8V to 3.95V via PCB Layout to short specific pins and get the required output target.

Output Voltage Setting

The output voltage of the RTQ2532N can be set by external resistors or by using the output voltage setting pins (50mV, 100mV, 200mV, 400mV, 800mV and 1.6V) to achieve different output targets.

By using external resistors, the output voltage is determined by the values of R1 and R2 as shown in Figure 3. The values of R1 and R2 can be calculated for any voltage value using the following formula :





The RTQ2532N can also short pins 5, 6, 7, 9, 10, and 11 to ground and program the regulated output voltage level without external resistors after the SNS pin is connected to the VOUT. Pins 5, 6, 7, 9, 10, and 11 are connected with internal resistor pairs. Each pin is either connected to ground (active) or left open (floating).

Voltage programming is set as the sum of the internal reference voltage ($V_{REF} = 0.8V$) plus the accumulated sum of the respective voltages assigned to each active pin as illustrated in figure 4.




Figure 4. Output Setting without External Resistors

Table 2 summarizes these voltage values associated with each active pin setting for reference. By leaving all programming pins open, or floating, the output is thereby programmed to the minimum possible output voltage which equals to V_{REF} (0.8V). The maximum output target can be supported up to 3.95V after all pins 5, 6, 7, 9, 10 are shorted with ground at the same time.

Dropout Voltage

The dropout voltage refers to the voltage difference between the VIN and VOUT pins while operating at a specific output current. The dropout voltage V_{DROP} also can be expressed as the voltage drop on the pass-FET at a specific output current (I_{RATED}) while the pass-FET is fully operating in the ohmic region and the pass-FET can be characterized as a resistance R_{DS(ON)}. Thus, the dropout voltage can be defined as (V_{DROP} = V_{IN} - V_{OUT} = R_{DS(ON}) x I_{RATED}). For normal operation, the suggested LDO operating range is (V_{IN} > V_{OUT} + V_{DROP}) for good transient response and PSRR performance. However, operation in the ohmic region will degrade the performance severely.

CIN and COUT Selection

The RTQ2532N is designed to support low-seriesresistance (ESR) ceramic capacitors. X7R, X5R, and COG-

rated ceramic capacitors are recommended due to its good capacitive stability across differenet temperatures, whereas the use of Y5V-rated capacitors is not recommended because of large capacitance variations.

However, the capacitance of ceramic capacitors varies with operating voltage and temperature, and the design engineer must be aware of these characteristics. Ceramic capacitors are usually recommended to be derated by 50%. A 22µF or greater output ceramic capacitor (or 10µF effective capacitance) is suggested to ensure stability. Input capacitance is selected to minimize transient input drop during load current steps. For general applications, an input capacitor of at least 22μ F is highly recommended for minimal input impedance. If the trace inductance between the RTQ2532N input pin and power supply is high, a fast load transient can cause VIN voltage level ringing above the absolute maximum voltage rating which damages the device. Adding more input capacitors is available to restrict the ringing and keep it below the device absolute maximum ratings.

Feed-Forward Capacitor (CFF)

The RTQ2532N is designed to be stable without the external feed-forward capacitor (C_{FF}). However, a 10nF external feed-forward capacitor optimizes the transient, noise, and PSRR performances. A higher capacitance of C_{FF} can also be used, but the start-up time will be longer and the power-good signal will incorrectly indicate that the output voltage is settled.

Soft-Start and Noise Reduction (C_{NR/SS})

The RTQ2532N is designed for a programmable, monotonic soft-start time during the output rising, which can be achieved via an external capacitor ($C_{NR/SS}$) on NR/SS pin. Using an external $C_{NR/SS}$ is recommended for general application. It is not only for the in-rush current minimization but also helps reduce the noise component from the internal reference.

During the monotonic start-up procedure, the error amplifier of the RTQ2532N tracks the voltage ramp of the external soft-start capacitor ($C_{NR/SS}$) until the voltage approaches the internal reference 0.8V. The soft-start ramp time can be calculated with Equation a1, which depends on the soft-start charging current ($I_{NR/SS}$), the soft-start capacitance (C_{NR/SS}), and the internal reference 0.8V (V_{REF}).

$$t_{SS} = \frac{(V_{REF} \times C_{NR/SS})}{I_{NR/SS}}$$
(a1)

For noise-reduction, $C_{NR/SS}$ in conjunction with an internal noise-reduction resistor forms a low-pass filter (LPF) and filters out the noise from the internal bandgap reference before being amplified via the error amplifier, thus reducing the total device noise floor.

Input Inrush Current

During start-up, the input Inrush current into the VIN pin consists of the sum of load current and the charging current of the output capacitor. The inrush current is difficult to measure because the input capacitor must be removed, which is not recommended. Generally, the soft-start inrush current can be estimated by Equation b1, where $V_{OUT}(t)$ is the instantaneous output voltage of the power-on ramp, $dV_{OUT}(t)$ / dt is the slope of the V_{OUT} ramp and R_{LOAD} is the resistive load impedance.

$$I_{OUT}(t) = \frac{(C_{OUT} \times dV_{OUT}(t))}{dt} + \left(\frac{V_{OUT}(t)}{R_{LOAD}}\right) \quad (b1)$$

Under-Voltage Lockout (UVLO)

The Under-Voltage Lockout (UVLO) threshold is the minimum input operational voltage range that ensures the device stays disabled. Figure 5 explains that the UVLO circuits are triggered between three different input voltage events(duration a, b and c), assuming $V_{EN} \ge V_{EN H}$ all the time. For duration "a", the input voltage starts rising. When V_{IN} is over the UVLO rising threshold, V_{OUT} starts the power-on process. Then, when V_{OUT} reaches the target level, and it is under regulation. During "b", although the power line has a voltage drop, it does not drop below the UVLO low threshold (falling threshold). As a result, the device maintains normal operation, and V_{OUT} is still regulated. At duration "c", VIN drops below the UVLO falling threshold, so the control loop is disabled and there is no regulation; meanwhile, V_{OUT} drops. For general application, instant power line transient with long power trace at the VIN pin may have V_{IN} level unstable and force a trap as shown in duration "c" which makes VOUT collapse. In this case, adding more input capacitance or improving input trace layout on PCB are effective to improve input power stabilization.






Figure 5. Under-Voltage Lockout Trigging Conditions and Output Variation

Power-Good (PGOOD) Function

The power-good function monitors the voltage level at the feedback pin to indicate that the output voltage status is normal or not. This function enables other devices receive the RTQ2532N's power-good signal as a logic signal that can be used for the sequence design of the system application. The PGOOD pin is an open-drain structure and an external pull-up resistor connected to an external supply is necessary. The pull-up resistor value between $10k\Omega$ to $100k\Omega$ is recommended for proper operation. The lower limit of $10k\Omega$ results from the maximum pulldown strength of the power-good transistor, and the upper limit of $100k\Omega$ results from the maximum leakage current at the power-good node.

Figure 6 demonstrates some PGOOD scenarios versus

VIN, EN and protection status. During "a", VEN is higher than the V_{EN} H threshold, and the device is under operation. In this period, V_{OUT} starts rising (the rising time is related to the soft-start capacitor $C_{NR/SS}$). When V_{OUT} is over the PGOOD hysteresis threshold, the reflected feedback voltage V_{FB} exceeds V_{PGOOD_HYS} threshold. Cconsequently, the PGOOD pin becomes a high impedance node. The duration "b" indicates some unpredictable operation (ex : OTP, OCP or severe output voltage drop caused by very fast load variation). When V_{FB} is lower than the $V_{IT PGOOD}$ threshold, V_{PGOOD} is pulled to GND, which indicates that the output voltage is not ready. In duration "c", V_{OUT} has a small drop which is not lower than the PGOOD falling threshold; the PGOOD pin remains in high impedance. After V_{EN} becomes logic "0", V_{PGOOD} is pulled to GND as shown in duration "d".




Figure 6. PGOOD Trigger Scenario with Different Operating Status

| Copyright ©2023 Richtek Technology Corporation. All rights reserved. | RICHTEK is a registered trademark of Richtek Technology Corporati | ion. |
|--|---|----------|
| www.richtek.com | DSQ2532N-03 Ju | une 2023 |
| 16 | | |

Reverse Current Protection

The reverse current from V_{OUT} to V_{IN} that flows through the body diode of the pass element instead of the normal conducting channel can happen if the maximum VOUT exceeds V_{IN} + 0.3V; in this case, the pass element may be damaged.

For example, if the output is biased above the input supply voltage level or the input supply has an instant drop at light load operation that makes $V_{IN} < V_{OUT}$. As shown in Figure 7, an external Schottky diode can be added to prevent the pass element be damaged from the reverse current.




Figure 7. Application Circuit for Reverse Current Protection

Thermal Considerations

Thermal protection limits power dissipation in the RTQ2532N. When power dissipation on the pass element ($P_{DIS} = (V_{IN} - V_{OUT}) \times I_{OUT}$) is too high and raises the junction operation temperature over 160°C, the OTP circuit starts the thermal shutdown function and turns the pass element off. The pass element turns on again after the junction temperature cools down by 20°C.

The output is shorted to ground when there is short circuit at the output. This procedure can reduce the chip temperature and provide maximum safety to end users when output short circuit occurs.

The junction temperature should never exceed the absolute maximum junction temperature $T_{J(MAX)}$, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be

calculated using the following formula :

 $\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = (\mathsf{T}_{\mathsf{J}(\mathsf{MAX})} - \mathsf{T}_{\mathsf{A}}) / \theta_{\mathsf{J}\mathsf{A}}$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance, θ_{JA} , is highly package dependent. For a VQFN-20L 3.5x3.5 package, the thermal resistance (specific EVB), θ_{JA} , is 37.8°C/W on a high effective thermal-conductivity four-layer test board. The maximum power dissipation at $T_A = 25^{\circ}$ C can be calculated as below :

 $P_{D(MAX)}$ = (125°C - 25°C) / (37.8°C/W) = 2.65W for a VQFN-20L 3.5x3.5 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed $T_{J(MAX)}$ and the thermal

resistance, θ_{JA} . The derating curve in Figure 8 allow the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 8. Derating Curve of Maximum Power Dissipation

Layout Considerations

For best performance of the RTQ2532N, the PCB layout suggestions below are highly recommended. All circuit components should be placed on the same side and as close to the respective LDO pin as possible. Place the ground return path connection to the input and output capacitor. Connect the ground plane with a wide copper

RTQ2532N



surface for good thermal dissipation. Using vias and long power traces for the input and output capacitors connections is not recommended and has negative effects on performance. Figure 9 shows a layout example that reduces conduction trace loops, helping to minimize inductive parasitics and load transient effects while improving the circuit stability.






Figure 9. PCB Layout Guide

Outline Dimension





DETAIL A Pin #1 ID and Tie Bar Mark Options


Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

| Symbol | Dimensions I | n Millimeters | Dimension | s In Inches | |
|--------|--------------|---------------|-----------|-------------|--|
| Symbol | Min | Max | Min | Max | |
| A | 0.800 | 1.000 | 0.031 | 0.039 | |
| A1 | 0.000 | 0.050 | 0.000 | 0.002 | |
| A3 | 0.175 | 0.250 | 0.007 | 0.010 | |
| b | 0.200 | 0.300 | 0.008 | 0.012 | |
| D | 3.400 | 3.600 | 0.134 | 0.142 | |
| D2 | 2.000 | 2.100 | 0.079 | 0.083 | |
| E | 3.400 | 3.600 | 0.134 | 0.142 | |
| E2 | 2.000 | 2.100 | 0.079 | 0.083 | |
| е | 0.5 | 500 | 0.020 | | |
| L | 0.350 | 0.450 | 0.014 | 0.018 | |

V-Type 20L QFN 3.5x3.5 Package




Footprint Information




| Package | Number of | Footprint Dimension (mm) | | | | | | | | Tolerance | |
|----------------------|-----------|--------------------------|------|------|------|------|------|------|------|-----------|------------|
| Package | Pin | Р | Ax | Ау | Bx | Ву | С | D | Sx | Sy | TOIEIdiice |
| V/W/U/XQFN3.5*3.5-20 | 20 | 0.50 | 4.30 | 4.30 | 2.60 | 2.60 | 0.85 | 0.35 | 2.15 | 2.15 | ±0.05 |

Packing Information

Tape and Reel Data



| Package Type | Tape Size | Pocket Pitch | Reel Si | ze (A) | Units | Trailer | Leader | Reel Width (W2) |
|--------------------|-----------|--------------|---------|--------|----------|---------|--------|-----------------|
| | (W1) (mm) | (P) (mm) | (mm) | (in) | per Reel | (mm) | (mm) | Min./Max. (mm) |
| QFN/DFN 3.5x3.5 | 12 | 8 | 180 | 7 | 1,500 | 160 | 600 | 12.4/14.4 |



C, D and K are determined by component size. The clearance between the components and the cavity is as follows:

- For 12mm carrier tape: 0.5mm max.

| Tana Ciza | W1 | Р | | В | | F | | ØJ | | Н |
|-------------|--------|-------|-------|--------|--------|-------|-------|-------|-------|-------|
| Tape Size – | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Max. |
| 12mm | 12.3mm | 7.9mm | 8.1mm | 1.65mm | 1.85mm | 3.9mm | 4.1mm | 1.5mm | 1.6mm | 0.6mm |



Tape and Reel Packing

| | | Step | Photo/Description |
|---|--|------|------------------------------------|
| 1 | Paul 72 | 4 | |
| | Reel 7" | | 3 reels per inner box Box A |
| 2 | HIC & Desiccant (1 Unit) inside | 5 | 12 inner boxes per outer box |
| 3 | Caution label is on backside of Al bag | 6 | Outer box Carton A |

| Container | Reel | | | | Box | | | Carton | | | |
|-----------|----------|-------|-------|---------------|------------|-------|-------|----------|--------------------|-------------|--------|
| Package | Size | Units | Item | Size(cm) | Weight(Kg) | Reels | Units | Item | Size(cm) | Boxes | Unit |
| QFN/DFN | | 4 500 | Box A | 18.3*18.3*8.0 | 0.1 | 3 | 4,500 | Carton A | 38.3*27.2*38.3 | 12 | 54,000 |
| 3.5x3.5 | 7" 1,500 | | Box E | 18.6*18.6*3.5 | 0.03 | 1 | 1,500 | | For Combined or Pa | rtial Reel. | |

Packing Material Anti-ESD Property

| Surface Resistance | Aluminum Bag | Reel | Cover tape | Carrier tape | Tube | Protection Band |
|-----------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| Ω/cm^2 | 10 ⁴ to 10 ¹¹ |

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.



Datasheet Revision History

| Version | Date | Description | Item |
|---------|-----------|-------------|--|
| 01 | 2022/12/6 | Modify | Operation on P4 Packing Information on P21, 22, 23 |
| 02 | 2023/2/23 | Modify | Packing Information on P21, 22, 23 |
| 03 | 2023/6/7 | Modify | Pin Configuration on P1 Functional Pin Description on P2 Functional Block Diagram on P3 Typical Application Circuit on P8 Application Information on P18 |