







RTQ2539C

3A, 6.5V, Low Noise, Low Dropout Linear Regulator

1 General Description

The RTQ2539C is a high-current (3A), low-noise $(6.8\mu VRMs)$, high accuracy (1% over line, load, and temperature), low-dropout linear regulator (LDO) capable of sourcing 3A with extremely low dropout (max. 180mV for RTQ2539CGQV and max. 130mV for RTQ2539CGQWF). The device supports single input supply voltage as low to 1.1V, which makes it easy to use.

The low-noise, high PSRR and high output current capability makes the RTQ2539C ideal to power noise-sensitive devices such as analog-to-digital converters (ADCs), digital-to-analog converters (DACs), and RF components. With very high accuracy, remote sensing, and soft-start capabilities to reduce inrush current, the RTQ2539C is ideal for powering digital loads such as FPGAs, DSPs, and ASICs.

The external enable control and power good indicator function make the control sequence easier. The output noise immunity is enhanced by adding external bypass capacitor on the NR/SS pin. The device is fully specified over the temperature range of $T_J = -40^{\circ}C$ to 125°C and is offered in the WQFN-12L 2.2x2.5(FC) and VQFN-20L 3.5x3.5 packages.


2 Features

- Input Voltage Range: 1.1V to 6.5V
- Two Output Voltage Modes
 - ▶ 0.5V to 5.5V (Set by a Resistive Divider)
 - ► 0.5V to 3.65V (For RTQ2539CGQV only, Set via PCB Layout, No External Resistor Required)
- Accurate Output Voltage Accuracy (1%) Over Line, Load and Temperature
- PSRR: 40dB at 500kHz
- Noise Immunity
 - ▶ 6.8µVRMS at 0.8V Output
 - ▶ 10µVRMs at 3.3V Output
- Dropout Voltage:
 - ▶ 180mV Max. at 3A for VQFN-20L 3.5x3.5
 - ▶ 130mV Max. at 3A for WQFN-12L 2.2x2.5
- Enable Control
- Programmable Soft-Start Output
- \bullet Stable with a $47\mu F$ or Larger Ceramic Output Capacitor
- Support Power-Good Indicator Function

3 Applications

- Portable Electronic Devices
- Wireless Infrastructures: SerDes, FPGA, DSP
- RD, IF, Components: VCO, ADC, DAC, LVDS

4 Simplified Application Circuit




Copyright © 2024 Richtek Technology Corporation. All rights reserved.

RICHTEK

is a registered trademark of Richtek Technology Corporation.



5 Ordering Information



Note:

Richtek products are Richtek Green Policy compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.

6 Marking Information






Table of Contents


1	Gene	ral Description1		18.2
2	Featu	res1		18.3
3	Appli	cations1		18.4
4	Simp	lified Application Circuit1		18.5
5	Orde	ring Information2		18.6
6	Marki	ing Information2		18.7
7	Pin C	onfiguration4		18.8
8	Funct	tional Pin Description5		18.9
9	Funct	tional Block Diagram6		18.10
	9.1	For WQFN-12L 2.2x2.5 (FC) package 6		18.11
	9.2	For VQFN-20L 3.5x3.5 package6	19	Outline
10	Abso	lute Maximum Ratings7		19.1
11	ESD I	Ratings7	20	Footpi
12	Reco	mmended Operating Conditions7		20.1
13	Therr	nal Information7		20.2
14		rical Characteristics8	21	Packir
15	Typic	al Application Circuit10		21.1
16	Typic	al Operating Characteristics13		
17	Opera	ation 16		21.2
	17.1	Enable and Shutdown16		
	17.2	VOUT Programming Pins16		21.3
	17.3	Programmable Soft-Start16		
	17.4	Power Good		21.4
	17.5	Internal Current Limit (I _{LIM})17		
	17.6	Over-Temperature Protection (OTP)17		21.5
	17.7	Output Active Discharge17		
18	Appli	cation Information18	22	Datasl
	18.1	Output Voltage Setting18		

	18.2	Dropout Voltage	19
	18.3	C _{IN} and C _{OUT} Selection	20
	18.4	Feed-Forward Capacitor (C _{FF})	20
	18.5	Soft-Start and Noise Reduction (C _{NR/SS})	
	18.6	Input Inrush Current	
	18.7	Undervoltage Lockout (UVLO)	21
	18.8	Power-Good (PGOOD) Function	21
	18.9	Reverse Current Protection	23
	18.10	Thermal Considerations	24
	18.11	Layout Considerations	
9	Outlin	e Dimension	
	19.1	WQFN-12L 2.2x2.5 (FC)	27
20	Footp	rint Information	. 29
	20.1	WQFN-12L 2.2x2.5 (FC)	. 29
	20.2	VQFN-20L 3.5x3.5	
21	Packi	ng Information	31
	21.1	WQFN-12L 2.2x2.5 (FC)	
		Tape and Reel Data	31
	21.2	VQFN-20L 3.5x3.5	
		Tape and Reel Data	32
	21.3	WQFN-12L 2.2x2.5 (FC)	
		Tape and Reel Packing	33
	21.4	VQFN-20L 3.5x3.5	
		Tape and Reel Packing	34
	21.5	Packing Material	
		Anti-ESD Property	
2	Datas	heet Revision History	36




7 Pin Configuration

(TOP VIEW)



WQFN-12L 2.2x2.5 (FC)






8 Functional Pin Description

Pin No.		-				
WQFN-12L 2.2x2.5(FC)	VQFN-20L 3.5x3.5	Pin Name	Pin Function			
	5, 6, 7, 9, 10, 11	50mV, 100mV, 200mV, 400mV, 800mV, 1.6V	Output voltage setting pins. Connect these pins to ground or leave floating. Connecting these pins to ground increases the output voltage by the value of the pin name; multiple pins can be simultaneously connected to GND to select the desired output voltage. Leave these pins floating (open) if the VOUT voltage is set by external resistor.			
1, 2	15, 16, 17	VIN	Supply input. A general $47\mu F$ ceramic capacitor should be placed as close as possible to this pin for better noise rejection.			
3	14	EN	Enable control input. Connecting this pin to logic high enables the regulator, and driving this pin low puts it into shutdown mode. The device can have VIN and VEN sequenced in any order without causing damage to the device. However, to ensure the soft-start function to work as intended, certain sequencing rules must be applied. Enabling the device after VIN is present is preferred. For the power-off conditions, it is recommended to set the falling slew rate of EN pin voltage to be higher than 0.1V/ms to ensure correct operation.			
4	13	NR/SS	Noise-reduction and soft-start pin. Decoupling this pin to GND with an external capacitor CNR/SS can not only reduce output noise to very low levels but also slow down the rising of VOUT, providing a soft-start behavior. For low-noise applications, a 10nF to 1 μF CNR/SS is suggested.			
5		NC	No internal connection. Leaving these pins floating does not affect the functionality of the chip. By connecting these pins to GND, design engineers can extend the GND copper coverage on the PCB top layer to enhance the thermal convection.			
6, 7, 12	8, 18, 21 (Exposed Pad)	GND	Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.			
8	4	PGOOD	Power good indicator output. An open-drain output and active high when the output voltage reaches 88% of the target. The pin is pulled to ground when the output voltage is lower than its specified thresholds, including EN shutdown, OCP and OTP.			
9	3	FB	Feedback voltage input. This pin is used to set the desired output voltage via an external resistive divider. The feedback reference voltage is 0.8V typically.			
10, 11	1, 19, 20	VOUT	LDO output pins. A $47\mu F$ or larger ceramic capacitor ($22\mu F$ or greater effective capacitance) is required for stability. Place the output capacitor as close to the device as possible and minimize the impedance between VOUT pin and load.			
	2	SNS	Output voltage sense input pin. Connect this pin only if using the configuration without external resistors. Keep the SNS pin floating if the VOUT voltage is set by external resistor.			
	12	BIAS	This pin has no internal IC connection. A BIAS input voltage below 6.5V can be applied to this pin (for compatibility with other vendors) or this pin can be left open (floating). Either option is safe and will not affect IC operation.			




9 Functional Block Diagram

9.1 For WQFN-12L 2.2x2.5 (FC) package



9.2 For VQFN-20L 3.5x3.5 package





10 Absolute Maximum Ratings

(Note 1)

• VIN	PGOOD, EN		 	 - −0.3V to 7V
VOL	JT		 	 0.3V to 7V
• NR/	SS, FB		 	 0.3V to 3.6V
• Lead	d Temperature	(Soldering, 10 sec.)	 	 260°C
• June	ction Temperat	ture	 	 150°C

Note 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

11 ESD Ratings

(Note 2)

- ESD Susceptibility
- HBM (Human Body Model) ------ 2kV

Note 2. Devices are ESD sensitive. Handling precautions are recommended.

12 Recommended Operating Conditions

(Note 3)

- Supply Input Voltage ------ 1.1V to 6.5V

Note 3. The device is not guaranteed to function outside its operating conditions.

13 Thermal Information

(Note 4 and Note 5)

	Thermal Parameter	WQFN-12L 2.2x2.5 (FC)	VQFN-20L 3.5x3.5	Unit
θJA	Junction-to-ambient thermal resistance (JEDEC standard)	54.8	38.5	°C/W
θ JC(Top)	Junction-to-case (top) thermal resistance	53	50.57	°C/W
θ JC(Bottom)	Junction-to-case (bottom) thermal resistance	16.1	2.47	°C/W
θJA(EVB)	Junction-to-ambient thermal resistance (specific EVB)	49.7	39.33	°C/W
ΨJC(Top)	Junction-to-top characterization parameter	1.7	5.79	°C/W
ΨЈВ	Junction-to-board characterization parameter	27.2	24.06	°C/W

Note 4. For more information about thermal parameter, see the Application and Definition of Thermal Resistances report, AN061.

Note 5. $\theta_{\text{JA(EVB)}}$, $\Psi_{\text{JC(Top)}}$ and Ψ_{JB} are measured on a high effective-thermal-conductivity four-layer test board which is in size of 70mm x 50mm; furthermore, all layers with 1 oz. Cu. Thermal resistance/parameter values may vary depending on the PCB material, layout, and test environmental conditions.

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



14 Electrical Characteristics

Over operating temperature range (T_J = -40° C to 125° C), (1.1V \leq V_{IN} \leq 6.5V and V_{IN} \geq V_{OUT(TARGET)} + 0.3 V, V_{OUT(TARGET)} = 0.5V, VOUT connected to 50Ω to GND, V_{EN} = 1.1 V, C_{IN} = 10μ F, C_{OUT} = 47μ F, $C_{NR/SS}$ = 0nF, C_{FF} = 0nF, and PGOOD pin pulled up to V_{IN} with $100k\Omega$ unless otherwise noted. (Note 6)

Parameter	Symbol	Test Conditions		Min	Тур	Max	Unit
VIN Supply Input Voltage	V _{IN}			1.1		6.5	V
Reference Voltage	V_{REF}				0.5		V
NR/SS Pin Voltage	V _{NR/SS}				0.5		V
Undervoltage Lockout Rising Threshold	Vuvlo_r	VIN increasing			1.02	1.085	V
Undervoltage Lockout Hysteresis	Vuvlo_HYS	Hysteresis			100		mV
		RTQ2539CGQWF	Using external resistors	0.5		5.5	V
Output Voltage	Vout		Using external resistors	0.5		5.5	V
3		RTQ2539CGQV	Using voltage setting pins (50mV, 100mV, 200mV, 400mV, 800mV, 1.6V)	0.5		3.65	V
Output Voltage Accuracy (Note 7)	Vout_acc	$\begin{aligned} &V_{IN} = V_{OUT} + 0.3V, \ 0.5V \leq V_{OUT} \leq 5.5V, \\ &1mA \leq I_{OUT} \leq 3A \end{aligned}$		-1		1	%
Line Regulation	VLINE_REG	I _{OUT} = 1mA, 1.1V ≤	$V_{IN} \leq 6.5 V$		0.05		%/V
Load Regulation	VLOAD_REG	$1mA \le IOUT \le 3A$			0.08		%/A
Day and Mallana	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	V _{IN} = 1.1V to 6.5V,	RTQ2539CGQV		80	180	
Dropout Voltage	VDROP	IOUT = 3A, VFB = 0.5V - 3%	RTQ2539CGQWF		55	130	mV
Current Limit	ILIM	Vout = 90%Vout(T. Vin = Vout(Target)		3.5	4.2	4.8	Α
Short-Circuit Current Limit	Isc	RLOAD = $20m\Omega$, und	der foldback operation		1.5		Α
Ground Pin	1	Minimum load, V _{IN}	= 6.5V, I _{OUT} = 5mA		3	4	mA
Current	IGND	Maximum load, VIN	= 1.4V, IOUT = 3A		4.3	5.5	mA
Shutdown Current	ISHDN	Shutdown, PGOOD VEN = 0.5V	e Open, V _{in} = 6.5V,		1.2	25	μΑ
EN Pin Current	len	V _{IN} = 6.5V, V _{EN} = 0V and 6.5V		-0.1		0.1	μА
EN Input Voltage Rising threshold	VEN_R	Enable device		1.1		6.5	V
EN Input Voltage Falling threshold	VEN_F	Disable device		0		0.5	V
Power-Good Voltage Threshold	VPGOOD	For the direction PO with decreasing VO	o o	0.82 x Vout	0.883 x Vout	0.93 x Vout	V



Parameter	Symbol	Test Conditions			Тур	Max	Unit
Power-Good Voltage Hysteresis	VPGOOD_HYS	For PGOOD signal rising			2% x Vouт		V
PGOOD Pin Low- Level Output Voltage	VPGOOD_L	VOUT < VPGOOD, IPGOOD = -1mA (current int	o device)			0.4	V
PGOOD Pin Leakage Current	IPGOOD_LK	VOUT > VPGOOD, VPGOOD = 6.5V				1	μΑ
NR/SS Pin Charging Current	INR/SS	V _{NR/SS} = GND, V _{IN} = 6.5V		4		9	μА
FB Pin Current	I _{FB}	V _{IN} = 6.5V		-100		100	nA
	, IDSBB	VIN – VOUT = 0.7V, IOUT = 3A, CNR/SS = 100nF, CFF = 10nF, COUT = 47μF//10μF//10μF	f = 10kHz, Vout = 0.5V		50		
Power Supply			f = 500kHz, Vout = 0.5V		40		40
Rejection Ratio			f = 10kHz, Vout = 5V		49		dB
			f = 500kHz, Vout = 5V		34		
		BW = 10Hz to 100kHz IOUT = 3A,	VIN = 1.1V VOUT = 0.5V		6.8		
Output Noise	Vn	C _{NR/SS} = 100nF, C _{FF} = 10nF,	V _{IN} = 3.6V V _{OUT} = 3.3V		10		μVRMS
		$C_{OUT} = 47 \mu F // 10 \mu F // 10 \mu F$	Vout = 5V		16		
Over-Temperature Protection Threshold	Тотр				160		· °C
Over-Temperature Protection Hysteresis	Totp_Hys				20		, °C

Note 6. $V_{OUT(TARGET)}$ is the expected V_{OUT} value set by the external feedback resistors. The 50Ω load is disconnected when the test conditions specify an I_{OUT} value.

Note 7. External resistor tolerance is not taken into account.



15 Typical Application Circuit




Figure 1. Configuration Circuit for VouT Adjusted by a Resistor Divider.

Table 1. Recommended Feedback-Resistor Values


Output Valtage (V)	External Resistor Divider Combination					
Output Voltage (V)	$R1(k\Omega)$	R2(kΩ)				
0.8	12	20				
0.9	12	15				
1	12.4	12.4				
1.2	9.31	6.65				
1.5	12.4	6.2				
1.8	10.2	3.92				
2.5	10.2	2.55				
3.3	10.7	1.91				
4.5	12	1.5				
5	10.2	1.13				
5.5	10.2	1.02				

Table 2. Recommended External Components

Component	Description	Vendor P/N
CFF, CNR/SS	10nF, 50V, X7R, 0603	GRM033R71E103KE14 (Murata)
CIN, *COUT	47μF, 16V, X6S, 1210	GRT32EC81C476KE13L (Murata)

^{*:} Considering the effective capacitance derated with biased voltage level, the Cout component needs to satisfy the effective capacitance at least 22μF or above at targeted output level for stable and normal operation.





VOUT = VREF + 50mv + 400mV = 0.5V + 50mV + 400mV = 0.95V

(Table 3. provides a full list for different VouT targets and the corresponding pin settings.)

Figure 2. Configuration Circuit for Adjusted VouT via PCB Layout





Table 3. Vout Select Pin Settings for Different Targets


V _{ОUТ} (V)	50mV	100mV	200mV	400mV	800mV	1.6V	V _{ОUТ} (V)	50mV	100mV	200mV	400mV	800mV	1.6V
0.5	Open	Open	Open	Open	Open	Open	2.1	Open	Open	Open	Open	Open	GND
0.55	GND	Open	Open	Open	Open	Open	2.15	GND	Open	Open	Open	Open	GND
0.6	Open	GND	Open	Open	Open	Open	2.2	Open	GND	Open	Open	Open	GND
0.65	GND	GND	Open	Open	Open	Open	2.25	GND	GND	Open	Open	Open	GND
0.7	Open	Open	GND	Open	Open	Open	2.3	Open	Open	GND	Open	Open	GND
0.75	GND	Open	GND	Open	Open	Open	2.35	GND	Open	GND	Open	Open	GND
0.8	Open	GND	GND	Open	Open	Open	2.4	Open	GND	GND	Open	Open	GND
0.85	GND	GND	GND	Open	Open	Open	2.45	GND	GND	GND	Open	Open	GND
0.9	Open	Open	Open	GND	Open	Open	2.5	Open	Open	Open	GND	Open	GND
0.95	GND	Open	Open	GND	Open	Open	2.55	GND	Open	Open	GND	Open	GND
1	Open	GND	Open	GND	Open	Open	2.6	Open	GND	Open	GND	Open	GND
1.05	GND	GND	Open	GND	Open	Open	2.65	GND	GND	Open	GND	Open	GND
1.1	Open	Open	GND	GND	Open	Open	2.7	Open	Open	GND	GND	Open	GND
1.15	GND	Open	GND	GND	Open	Open	2.75	GND	Open	GND	GND	Open	GND
1.2	Open	GND	GND	GND	Open	Open	2.8	Open	GND	GND	GND	Open	GND
1.25	GND	GND	GND	GND	Open	Open	2.85	GND	GND	GND	GND	Open	GND
1.3	Open	Open	Open	Open	GND	Open	2.9	Open	Open	Open	Open	GND	GND
1.35	GND	Open	Open	Open	GND	Open	2.95	GND	Open	Open	Open	GND	GND
1.4	Open	GND	Open	Open	GND	Open	3	Open	GND	Open	Open	GND	GND
1.45	GND	GND	Open	Open	GND	Open	3.05	GND	GND	Open	Open	GND	GND
1.5	Open	Open	GND	Open	GND	Open	3.1	Open	Open	GND	Open	GND	GND
1.55	GND	Open	GND	Open	GND	Open	3.15	GND	Open	GND	Open	GND	GND
1.6	Open	GND	GND	Open	GND	Open	3.2	Open	GND	GND	Open	GND	GND
1.65	GND	GND	GND	Open	GND	Open	3.25	GND	GND	GND	Open	GND	GND
1.7	Open	Open	Open	GND	GND	Open	3.3	Open	Open	Open	GND	GND	GND
1.75	GND	Open	Open	GND	GND	Open	3.35	GND	Open	Open	GND	GND	GND
1.8	Open	GND	Open	GND	GND	Open	3.4	Open	GND	Open	GND	GND	GND
1.85	GND	GND	Open	GND	GND	Open	3.45	GND	GND	Open	GND	GND	GND
1.9	Open	Open	GND	GND	GND	Open	3.5	Open	Open	GND	GND	GND	GND
1.95	GND	Open	GND	GND	GND	Open	3.55	GND	Open	GND	GND	GND	GND
2	Open	GND	GND	GND	GND	Open	3.6	Open	GND	GND	GND	GND	GND
2.05	GND	GND	GND	GND	GND	Open	3.65	GND	GND	GND	GND	GND	GND





16 Typical Operating Characteristics
















Copyright © 2024 Richtek Technology Corporation. All rights reserved.


is a registered trademark of Richtek Technology Corporation.


RICHTEK DSQ2539C-04 April 2024 www.richtek.com































17 Operation

The RTQ2539C operates with single supply input ranging from 1.1V to 6.5V and is capable of delivering up to 3A current to the output. The device features high PSRR and low noise to provide a clean supply to the application.

A low-noise reference and error amplifier are included to reduce device noise. The NR/SS capacitor filters the noise from the reference, and the feed-forward capacitor filters the noise from the error amplifier. The high power-supply rejection ratio (PSRR) of the RTQ2539C minimizes the coupling of input supply noise to the output.

17.1 **Enable and Shutdown**

The RTQ2539C provides an EN pin, as an external chip enable control, to enable or disable the device. VEN below 0.5V turns the regulator off and enters the shutdown mode, while VEN above 1.1V turns the regulator on. When the regulator is shut down, the ground current is reduced to a maximum of 25μA. The enable circuitry has hysteresis (typically 50mV) for use with relatively slowly ramping analog signals.

Furthermore, during the power-off conditions, it is recommended to set the falling slew rate of EN pin voltage to be higher than 0.1V/ms to ensure correct operation.

If not used, connect the EN pin as close as possible to the largest capacitance on the input to prevent voltage droops on the VIN line from triggering the enable circuit.

VOUT Programming Pins 17.2

The built-in matched feedback resistor network of the RTQ2539CGQV can set the output voltage. The output voltage can be programmed from 0.5V to 3.65V in 50mV steps when tying these programming pins 5, 6, 7, 9, 10, and 11 to ground. Tying any of the VOUT programming pins to SNS can lower the value of the upper resistor divider. Hence the VOUT programming resolution is increased.

17.3 **Programmable Soft-Start**

The noise-reduction capacitor (CNR/SS) reduces noise and programs the soft-start ramp time during turn-on. When EN and UVLO exceed the respective threshold voltage, the RTQ2539C activates a quick-start circuit to charge the noise reduction capacitor (CNR/SS) and then the output voltage ramps up.

17.4 **Power Good**

The power-good circuit monitors the feedback pin voltage to indicate the status of the output voltage. The open-drain PGOOD pin requires an external pull-up resistor to an external supply, and any downstream device can receive power-good as a logic signal that can be used for sequencing. A pull-up resistor from $10k\Omega$ to $100k\Omega$ is recommended. Make sure that the external pull-up supply voltage results in a valid logic signal for the receiving device or devices.

After start-up, the PGOOD pin becomes high impedance when the feedback voltage exceeds VPGOOD_HYS (typically 90% of 0.5V reference voltage level). The PGOOD is pulled to GND when the feedback pin voltage falls below the VPGOOD. When EN is low, the current limit or OTP levels are reached.

Undervoltage Lockout (UVLO)

The UVLO circuit monitors the input voltage to prevent the device from turning on before VIN rises above the VUVLO threshold. The UVLO circuit also disables the output of the device when VIN falls below the lockout voltage (VUVLO_R - VUVLO HYS). The UVLO circuit responds quickly to glitches on VIN and attempts to disable the output of the device if Vin collapses.

www.richtek.com



17.5 Internal Current Limit (ILIM)

The RTQ2539C continuously monitors the output current to protect the device against high load current faults or short events. The current limit circuitry is not intended to allow operation above the rated current of the device. Continuously running the RTQ2539C above the rated current degrades the reliability of the device.

During current limit, the output voltage falls when load impedance decreases. If the output voltage is low, excessive power may cause the output thermal shutdown.

A foldback feature limits the short-circuit current to protect the regulator from damage under all load conditions. If the load current demand exceeds the foldback current limit before EN goes high, the device does not turn on.

17.6 Over-Temperature Protection (OTP)

The RTQ2539C implements over-temperature protection. The device is disabled when the junction temperature (T_J) exceeds 160°C (typical). The LDO automatically turns on again when the temperature falls below 140°C (typical).

For reliable operation, limit the junction temperature to a maximum of 125°C. Continuously running the RTQ2539C into thermal shutdown or above a junction temperature of 125°C reduces long-term reliability.

17.7 Output Active Discharge

When the device is disabled, the RTQ2539C discharges the LDO output (via VOUT pins) through an internal current sink to ground. Do not rely on the active discharge circuit for discharging a large amount of output capacitance after the input supply collapses because reverse current can possibly flow from the output to the input. External current protection should be added if the device works at reverse voltage state.



18 Application Information

Richtek's component specification does not include the following information in the Application Information section. Thereby no warranty is given regarding its validity and accuracy. Customers should take responsibility to verify their own designs and reserve suitable design margin to ensure the functional suitability of their components and systems.

The RTQ2539C is a high-current, low-noise, high-accuracy, low-dropout linear regulator which is capable of sourcing 3A with maximum dropout of 180mV for VQFN-20L 3.5x3.5 package and 130mV for WQFN-12L 2.2x2.5 package. The input voltage operating range is 1.1V to 6.5V, and the adjustable output voltage is 0.5V to 5.5V according to the external resistor setting or 0.5V to 3.65V via PCB Layout to short specific pins and get the required output target.

18.1 Output Voltage Setting

The output voltage of the RTQ2539C can be set by external resistors to achieve different output targets.

By using external resistors, the output voltage is determined by the values of R1 and R2 as shown in <u>Figure 3</u>. The values of R1 and R2 can be calculated for any voltage value using the following formula:

$$V_{OUT} = 0.5 \times \frac{R1 + R2}{R2}$$




Figure 3. Output Voltage Set by External Resistors

The RTQ2539CGQV with VQFN-20L 3.5x3.5 can also short pins 5, 6, 7, 9, 10, 11 to ground and program the regulated output voltage level without external resistors after the SNS pin is connected to the VOUT. pins 5, 6, 7, 9, 10, and 11 are connected with internal resistor pairs. Each pin is either connected to ground (active) or left open (floating).

Voltage programming is set as the sum of the internal reference voltage (VREF = 0.5V) plus the accumulated sum of the respective voltages assigned to each active pin as illustrated in <u>Figure 4</u>.






Figure 4. Output Setting without External Resistors

<u>Table 3</u>. summarizes these voltage values associated with each active pin setting for reference. By leaving all programming pins open, or floating, the output is thereby programmed to the minimum possible output voltage which equals to VREF (0.5V). The maximum output target can be supported up to 3.65V after all pins 5, 6, 7, 9, 10, and 11 are shorted with ground at the same time.

18.2 Dropout Voltage

The dropout voltage refers to the voltage difference between the VIN and VOUT pins while operating at a specific output current. The dropout voltage VDROP can also be expressed as the voltage drop on the pass-FET at a specific output current (IRATED) while the pass-FET is fully operating in the ohmic region, and the pass-FET can be characterized as a resistance RDS(ON). Thus, the dropout voltage can be defined as (VDROP = VIN - VOUT = RDS(ON) x IRATED). For normal operation, the suggested LDO operating range is VIN > VOUT + VDROP) for good transient response and PSRR performance. However, operation in the ohmic region will degrade the performance severely.



18.3 CIN and COUT Selection

The RTQ2539C is designed to support low-series- resistance (ESR) ceramic capacitors. X7R, X5R, and COG rated ceramic capacitors are recommended due to its good capacitive stability across different temperatures, whereas the use of Y5V-rated capacitors is not recommended because of large capacitance variations.

However, the capacitance of ceramic capacitors varies with operating voltage and temperature, and design engineers must be aware of these characteristics. Ceramic capacitors are usually recommended to be derated by 50%. A $47\mu F$ or greater output ceramic capacitor (or $22\mu F$ effective capacitance) is suggested to ensure stability. Input capacitance is selected to minimize transient input drop during load current steps. For general applications, an input capacitor of at least $47\mu F$ is highly recommended for minimal input impedance. If the trace inductance between the RTQ2539C input pin and power supply is high, a fast load transient can cause VIN voltage level ringing above the absolute maximum voltage rating which damages the device. Adding more input capacitors is available to restrict the ringing and keep it below the device absolute maximum ratings.

Generally, a $47\mu F$ 1210-sized ceramic capacitor in parallel with two $10\mu F$ 0805-sized ceramic capacitor ensures the minimum effective capacitance at high input voltage and high output voltage requirement. Place these capacitors as close to the pins as possible for optimum performance and to ensure stability.

18.4 Feed-Forward Capacitor (CFF)

The RTQ2539C is designed to be stable without the external feed-forward capacitor (CFF). However, a 10nF external feed-forward capacitor optimizes the transient, noise, and PSRR performances. A higher capacitance of CFF can also be used, but the start-up time will be longer and the power-good signal will incorrectly indicate that the output voltage is settled.

18.5 Soft-Start and Noise Reduction (CNR/SS)

The RTQ2539C is designed for a programmable, monotonic soft-start time during the output rising, which can be achieved via an external capacitor (C_{NR/SS}) on NR/SS pin. Using an external C_{NR/SS} is recommended for general application; it is not only for the in-rush current minimization but also to help reduce the noise component from the internal reference.

During the monotonic start-up procedure, the error amplifier of the RTQ2539C tracks the voltage ramp of the external soft-start capacitor (CNR/SS) until the voltage approaches the internal reference 0.5V. The soft-start ramp time can be calculated with Equation a1, which depends on the soft-start charging current (INR/SS), the soft-start capacitance (CNR/SS), and the internal reference 0.5V (VREF).

$$t_{SS} = \frac{\left(V_{REF} \times C_{NR/SS}\right)}{I_{NR/SS}}$$
 (a1)

For noise-reduction, CNR/SS in conjunction with an internal noise-reduction resistor forms a low-pass filter (LPF) and filters out the noise from the internal bandgap reference before being amplified via the error amplifier, thus reducing the total device noise floor.

18.6 Input Inrush Current

During start-up, the input Inrush current into the VIN pin consists of the sum of load current and the charging current of the output capacitor. The inrush current is difficult to measure because the input capacitor must be removed, which is not recommended. Generally, the soft-start inrush current can be estimated by Equation b1, where Vout(t) is the instantaneous output voltage of the power-on ramp, dVout(t)/dt is the slope of the Vout ramp and RLOAD is the resistive load impedance.



$$I_{OUT}\left(t\right) = \frac{\left(C_{OUT} \times dV_{OUT}\left(t\right)\right)}{dt} + \left(\frac{V_{OUT}\left(t\right)}{R_{LOAD}}\right) \quad (b1)$$

Undervoltage Lockout (UVLO) 18.7

The Undervoltage Lockout (UVLO) threshold is the minimum input operational voltage range that ensures the device stays disabled. Figure 5 explains that the UVLO circuits are triggered between three different input voltage events (duration a, b and c), assuming VEN ≥ VEN_R all the time. For duration "a, the input voltage starts rising. When VIN is over the UVLO rising threshold, VOUT starts the power-on process. Then when Vout reaches the target level, it is under regulation. During "b", although the power line has a voltage drop, it does not drop below the UVLO low threshold (falling threshold). As a result, the device maintains normal operation, and Vout is still regulated. At duration "c", VIN drops below the UVLO falling threshold, so the control loop is disabled and there is no regulation. Meanwhile, Vout drops. For general application, instant power line transient with long power

trace at the VIN pin may have VIN level unstable and force a trap as shown in duration "c", which makes Vout collapse. In this case, adding more input capacitance or improving input trace layout on PCB are effective to improve input power stabilization.




Figure 5. Under Voltage Lockout Trigging Conditions and Output Variation

18.8 **Power-Good (PGOOD) Function**

The power-good function monitors the voltage level at the feedback pin to indicate whether the output voltage status is normal or not. This function enables other devices to receive the RTQ2539C's power-good signal as a logic signal that can be used for the sequence design of the system application. The PGOOD pin is an open-drain structure and an external pull-up resistor connected to an external supply is necessary. The pull-up resistor value between $10k\Omega$ to $100k\Omega$ is recommended for proper operation. The lower limit of $10k\Omega$ results from the maximum pull-down strength of the power-good transistor, and the upper limit of $100k\Omega$ results from the maximum leakage current at the powergood node.

Figure 6 demonstrates some PGOOD scenarios versus VIN, EN and protection status. During "a", VEN is higher than the VEN R threshold, and the device is under operation. In this period, Vout starts rising (the rising time is related to the soft-start capacitor CNR/SS). When VOUT is over the PGOOD hysteresis threshold, the reflected feedback voltage

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



VFB exceeds VPGOOD_HYS threshold. Consequently, the PGOOD pin becomes a high impedance node. The duration "b" indicates some unpredictable operation (e.g., OTP, OCP or severe output voltage drop caused by very fast load variation). When VFB is lower than the VPGOOD threshold, VPGOOD is pulled to GND, which indicates that the output voltage is not ready. In duration "c", Vout has a small drop which is not lower than the PGOOD falling threshold; the PGOOD pin remains in high impedance. After VEN becomes logic "0", VPGOOD is pulled to GND as shown in duration "d".




Figure 6. PGOOD Trigger Scenario with Different Operating Status



18.9 **Reverse Current Protection**

The reverse current from Vout to Vin that flows through the body diode of the pass element instead of the normal conducting channel can happen if the maximum VouT exceeds VIN + 0.3V; in this case, the pass element may be damaged.

For example, if the output is biased above the input supply voltage level or the input supply has an instant drop at light load operation that makes VIN < VOUT. As shown in Figure 7, an external Schottky diode can be added to prevent the pass element from being damaged by the reverse current.




Figure 7. Application Circuit for Reverse Current Protection

DSQ2539C-04



18.10 Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature T_J(MAX), listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

 $PD(MAX) = (TJ(MAX) - TA)/\theta JA$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance, $\theta_{JA(EVB)}$, is highly package dependent. For a WQFN-12L 2.2x2.5 (FC) package, the thermal resistance, θ_{JA} (EVB), is 49.7°C/W on a standard high effective-thermal-conductivity four-layer test board.

For a VQFN-20L 3.5x3.5 package, the thermal resistance, θ_{JA} (EVB), is 39.33°C/W on a standard high effective-thermal-conductivity four-layer test board. The maximum power dissipation at $T_A = 25$ °C can be calculated as below:

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C)/(49.7^{\circ}C/W) = 2.01W$ for a WQFN-12L 2.2x2.5 (FC) package.

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C)/(39.33^{\circ}C/W) = 2.54W$ for a VQFN-20L 3.5x3.5 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed $T_{J(MAX)}$ and the thermal resistance, θ_{JA} EVB). The derating curves in <u>Figure 8</u> allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 8. Derating Curve of Maximum Power Dissipation



18.11 Layout Considerations

For best performance of the RTQ2539C, the PCB layout suggestions below are highly recommended.

- 1. All circuit components should be placed on the same side and as close to the respective LDO pin as possible.
- 2. Place the ground return path connection to the input and output capacitor.
- 3. Connect the ground plane with a wide copper surface for good thermal dissipation.
- 4. Using vias and long power traces for the input and output capacitors connections is not recommended and has negative effects on performance.
- 5. <u>Figure 9</u> and <u>Figure 10</u> show a layout example that reduces conduction trace loops, helping to minimize inductive parasitic and load transient effects while improving the circuit stability.




Figure 9. PCB Layout Guide for WQFN-12L 2.2x2.5 (FC) package

www.richtek.com






Figure 10. PCB Layout Guide for VQFN-20L 3.5x3.5 package




19 Outline Dimension

WQFN-12L 2.2x2.5 (FC) 19.1








Symbol	Dimensions I	n Millimeters	Dimension	s In Inches
Symbol	Min	Max	Min	Max
Α	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
А3	0.175	0.250	0.007	0.010


Tolerance ±0.050

W-Type 12L QFN 2.2x2.5 Package (FC)



VQFN-20L 3.5x3.5





Pin #1 ID and Tie Bar Mark Options

Note: The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.


Symbol	Dimensions I	n Millimeters	Dimension	s In Inches
	Min	Max	Min	Max
А	0.800	1.000	0.031	0.039
A1	0.000	0.050	0.000	0.002
A3	0.175	0.250	0.007	0.010
b	0.200	0.300	0.008	0.012
D	3.400	3.600	0.134	0.142
D2	2.000	2.100	0.079	0.083
Е	3.400	3.600	0.134	0.142
E2	2.000	2.100	0.079	0.083
е	0.500		0.020	
L	0.350	0.450	0.014	0.018

V-Type 20L QFN 3.5x3.5 Package



20 Footprint Information


WQFN-12L 2.2x2.5 (FC) 20.1



Package	Number of Pin	Tolerance
V/W/U/XQFN2.2x2.5-12(FC)	12	±0.05



20.2 VQFN-20L 3.5x3.5




Dookogo	Number	Footprint Dimension (mm)									Toloropoo
Package	of Pin	Р	Ax	Ау	Вх	Ву	С	D	Sx	Sy	Tolerance
V/W/U/XQFN3.5*3.5-20	20	0.50	4.30	4.30	2.60	2.60	0.85	0.35	2.15	2.15	±0.05




21 Packing Information

WQFN-12L 2.2x2.5 (FC) Tape and Reel Data 21.1



Package Type	Tape Size (W1) (mm)	Pocket Pitch (P) (mm)	Reel Si	ze (A) (in)	Units per Reel	Trailer (mm)	Leader (mm)	Reel Width (W2) Min./Max. (mm)
QFN/DFN 2.2x2.5	12	8	180	7	1,500	160	600	12.4/14.4



C, D and K are determined by component size. The clearance between the components and the cavity is as follows:


- For 12mm carrier tape: 0.5mm max.

Tape Size	W1	Р		В		F		Ø٦		Н
Tape Size	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.
12mm	12.3mm	7.9mm	8.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	0.6mm


Copyright © 2024 Richtek Technology Corporation. All rights reserved.



21.2 VQFN-20L 3.5x3.5 Tape and Reel Data



Package Type	Tape Size (W1) (mm)	Pocket Pitch (P) (mm)	Reel Si	ze (A) (in)	Units per Reel	Trailer (mm)	Leader (mm)	Reel Width (W2) Min./Max. (mm)
QFN/DFN 3.5x3.5	12	8	180	7	1,500	160	600	12.4/14.4



- C, D and K are determined by component size. The clearance between the components and the cavity is as follows:
- For 12mm carrier tape: 0.5mm max.

Tape Size	W1	Р		В		F		Ø٦		Н
Tape Size	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.
12mm	12.3mm	7.9mm	8.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	0.6mm



21.3 WQFN-12L 2.2x2.5 (FC) Tape and Reel Packing

Step	Photo/Description	Step	Photo/Description
1	Reel 7"	4	RICHTER AND THE PROPERTY OF TH
2	HIC & Desiccant (1 Unit) inside	5	12 inner boxes per outer box
3	Caution label is on backside of Al bag	6	Outer box Carton A

Container	R	leel		Вох		Carton		
Package	Size	Units	Item	Reels	Units	Item	Boxes	Unit
QFN/DFN	7"	4 500	Box A	3	4,500	Carton A	12	54,000
2.2x2.5	/	1,500	Box E	1	1,500	For Combined or Partial Reel.		Reel.

Copyright © 2024 Richtek Technology Corporation. All rights reserved.



21.4 VQFN-20L 3.5x3.5 Tape and Reel Packing

Step	Photo/Description	Step	Photo/Description
1	Reel 7"	4	RICHTER COMMENT OF THE PROPERTY OF THE PROPERT
2	HIC & Desiccant (1 Unit) inside	5	12 inner boxes per outer box
3	Caution label is on backside of Al bag	6	Outer box Carton A

Container	F	Reel		Вох		Carton			
Package	Size	Units	Item	Reels	Units	Item	Boxes	Unit	
QFN/DFN	7"	4.500	Box A	3	4,500	Carton A	12	54,000	
3.5x3.5	7	1,500	Box E	1	1,500	For Combined or Partial Reel.			



21.5 Packing Material Anti-ESD Property

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
Ω /cm ²	10 ⁴ to 10 ¹¹					

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2024 Richtek Technology Corporation. All rights reserved.

DSQ2539C-04 April 2024 www.richtek.com



22 Datasheet Revision History

Version	Date	Description	Item
00	2023/6/27	Final	Ordering Information
01	2023/9/15	Modify	General Description on P1 Features on P1 Electrical Characteristics on P6 Application Information on P16
02	2023/9/28	Modify	General Description on P1 Features on P1 Functional Block Diagram on P4 Electrical Characteristics on P6 Typical Operating Characteristics on P13
03	2024/1/22	Modify	Functional Pin Description on P3 Application Information on P20
04	2024/4/11	Modify	General Description on P1 Features on P1 Pin Configuration on P3 Functional Pin Description on P4 Functional Block Diagram on P6 Electrical Characteristics on P8, 9 Typical Application Circuit on P10 Operation on P16, 17 Application Information on P18, 19, 20, 21, 22, 25 Packing Information on P33, 34