







RTQ6053/RTQ6053B

36V Bi-Directional Current and Power Monitor with 16-Bit ADC, Op Amp, and Alert Function

1 General Description

The RTQ6053/RTQ6053B is a high-accuracy currentsense monitor featuring I²C and SMBus interface, providing comprehensive system information by reading both load current and power.

The device monitors the voltage drop across sense resistor and the BUS voltage, converting these measurements into current in amperes and power in watts through internal analog-to-digital converter (ADC). Programmable calibration, adjustable conversion time, and an averaging function are integrated to offer enhanced design flexibility.

The RTQ6053/RTQ6053B operates over a wide temperature range from -40°C to 125°C and supports an input voltage from 2.7V to 5.5V. The device is capable of sensing current on a common-mode bus voltage from 0V to 36V.

An open-drain alert output is provided for system protection, enabling the host to receive warnings in the event of overcurrent, overvoltage, or overpower conditions.

The RTQ6053/RTQ6053B is available in a compact VQFN-16L 3x3 package.


2 Features

- I²C and SMBus Compatible Interface
- I²C Input Level:
 - RTQ6053: V_{IH} = 1.2V, V_{IL} = 0.4V
 - RTQ6053B: $V_{IH} = 0.7 \times V_S$, $V_{IL} = 0.3 \times V_S$
- Bi-Direction Current Sensing, Supporting Both High-Side and Low-Side Configurations
- 2.7V to 5.5V Operation Supply Voltage Range
- Monitor Bus Voltage from 0V to 36V
- High Accuracy: Maximum 0.3% Gain Error
- Low Offset Voltage: Maximum 25μV Offset
- Current, Bus Voltage and System Power Reporting
- Programmable Warning Threshold
- Overcurrent, Overvoltage and Overpower Alert Functions
- VQFN-16L 3x3 Package

3 Applications


- · Servers, Storage and Network Equipment
- · Portable, Battery-Powered Systems
- Point of Load (POL) Power Modules
- Notebook Computers
- High-End Digital TVs

4 Simplified Application Circuit






5 Ordering Information





Note 1.

- Marked with ⁽¹⁾ indicated: Compatible with the current requirements of IPC/JEDEC J-STD-020.
- Marked with ⁽²⁾ indicated: Richtek products are Richtek Green Policy compliant.

6 Marking Information







Digital Power Monitor Selection Table

Part Number	l ² C	OC Alert	Grade	Package
RT6053	VIH = 1.2V, VIL = 0.4V	Unidirectional OC Alert	Consumer	VQFN-16 3x3
RTQ6053	VIH = 1.2V, VIL = 0.4V	Unidirectional OC Alert	Industrial	VQFN-16 3x3
RTQ6053B	VIH = 0.7 x Vs, VIL = 0.3 x Vs	Unidirectional OC Alert	Industrial	VQFN-16 3x3
RT6056	VIH = 1.2V, VIL = 0.6V	Unidirectional OC Alert	Consumer	MSOP-10
RTQ6056	V _{IH} = 1.2V, V _{IL} = 0.6V	Unidirectional OC Alert	Industrial	MSOP-10
RTQ6056A	VIH = 1.2V, VIL = 0.6V	Bidirectional OC Alert	Industrial	MSOP-10
RTQ6056B	VIH = 0.7 x Vs, VIL = 0.3 x Vs	Unidirectional OC Alert	Industrial	MSOP-10
RTQ6056B-QA	V _{IH} = 0.7 x V _S , V _{IL} = 0.3 x V _S	Unidirectional OC Alert	Automotive	MSOP-10




Table of Contents

1	Gene	ral Description1		15.9	Serial Bus Address	16
2	Featu	res1		15.10	Write Protocol	16
3	Appli	cations 1		15.11	Read Protocol	17
4	Simpl	lified Application Circuit1		15.12	SMBus Alert Response	17
5	Order	ring Information2	16	Applic	cation Information	18
6	Marki	ng Information2		16.1	Power Up	18
7	Pin C	onfiguration4		16.2	Choosing the Sense Resistor	18
8	Funct	ional Pin Description4		16.3	Filtering and Input Considerations	18
9	Funct	ional Block Diagram5		16.4	Total Error Analysis	19
10	Abso	lute Maximum Ratings6		16.5	Max Output Error Estimation	19
11	Reco	mmended Operating Conditions6		16.6	Sense Voltage Gain Error	19
12	Electr	rical Characteristics7		16.7	PSRR Error	19
13	Typic	al Application Circuit9		16.8	CMRR Error	20
	13.1	High-Side Sensing Circuit Application9		16.9	Input Bias Current Error	20
	13.2	Low-Side Sensing Circuit Application 9		16.10	Nonlinearity Error	20
14	Typic	al Operating Characteristics10		16.11	Total Error	20
15	Opera	ation12		16.12	Layout Guidelines	20
	15.1	Mode Configuration12	17	Regist	ter Maps	22
	15.2	Conversion Time and Averaging12	18	Outlin	e Dimension	29
	15.3	Calibration and Current Calculation13	19	Footp	rint Information	30
	15.4	Power Calculation13	20	Packir	ng Information	31
	15.5	Programing Example13		20.1	Tape and Reel Data	
	15.6	Alert Indicator14		20.2	Tape and Reel Packing	33
	15.7	Conversion Ready Indicator14		20.3	Packing Material Anti-ESD Property	35
	15.8	Digital Interface15	21	Datas	heet Revision History	36



7 Pin Configuration

(TOP VIEW)




VQFN-16L 3x3

8 Functional Pin Description

Pin No.	Pin Name	I/O	Pin Function
1	A1	Digital Input	Address pin. Connect to GND, SCL, SDA, or VS.
2	A0	Digital Input	Address pin. Connect to GND, SCL, SDA, or VS.
3	Alert	Digital Output	Multi-functional alert, open-drain output.
4	SDA	Digital IN/OUT	Bi-directional serial data interface.
5	SCL	Digital Input	Serial clock interface.
6, 7, 8, 14, 15, 16	NC		No internal connection.
9	VS	Power	Power supply, 2.7V to 5.5V. Connect a $0.1\mu F$ capacitor as close to the VS pin as possible.
10	GND	Ground	Ground.
11	VBUS	Analog Input	Bus voltage input.
12	IN-	Analog Input	Negative Current-Sensing Input. Load side connects to external sense resistor.
13	IN+	Analog Input	Positive Current-Sensing Input. Power side connects to external sense resistor.
17 (Exposed Pad)	Pad		Connect this pad to ground or left floating.



9 Functional Block Diagram





10 Absolute Maximum Ratings

(Note 2)

• Supply Input Voltage, Vs	0.3V to 6V
• Power Sensing Pins, Common Mode (VIN+ + VIN-) / 2, VCM	0.3V to 40V
• Power Sensing Pins, different mode (VIN+ - VIN-), VSENSE (Note 3)	40V to 40V
Bus Voltage, VBUS	0.3V to 40V
• Other Pins,	0.3 to 6V
Input Current into any Pin, I _{IN}	5mA
Open-Drain Digital Output Current, IOUT	10mA
• Power Dissipation, PD @ TA = 25°C	
VQFN-16L 3x3	3.33W
Package Thermal Resistance (Note 4)	
VQFN-16L 3x3, θJA	30°C/W
VQFN-16L 3x3, θJC	7.5°C/W
• Lead Temperature (Soldering, 10 sec.)	260°C
Junction Temperature	150°C
Storage Temperature Range	
• ESD Susceptibility (Note 5)	
HBM (Human Body Model)	2kV
Note 2 Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage	to the device. These

Note 2. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

- Note 3. The voltage at IN+ and IN- pins must not exceed the range -0.3V to 40V.
- Note 4. θ_{JA} is simulated in the natural convection at $T_A = 25^{\circ}C$ on a low effective-thermal-conductivity test board.
- Note 5. The device is not guaranteed to function outside its operating conditions.

11 Recommended Operating Conditions

(Note 6)

- Common-Mode Input Voltage, VcM ------ 12V
- Operating Supply Voltage, Vs------ 3.3V
- Junction Temperature Range------ -40°C to 125°C

Note 6. The device is not guaranteed to function outside its operating conditions.



12 Electrical Characteristics

 $(V_S=3.3V,\,V_{IN+}=12V,\,V_{SENSE}=(V_{IN+}-V_{IN-})=0 mV \text{ and } V_{BUS}=12V,\,T_A=25^{\circ}C,\,unless \text{ otherwise specified.})$

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Power Supply	•		-1	1		•
Operating Supply Range	Vs		2.7		5.5	V
	IQ			550	650	μА
Quiescent Current	IQ_SD	power-down (shutdown) mode		3.5	6	μА
Power-On Reset Threshold	VPOR			2		V
Input	1		-	I	1	l
Sense Voltage Input Range	VSENSE		-81.92		81.9175	mV
Bus Voltage Input Range	VBUS		0		36	V
Common-Mode Rejection (Note 8)	CMRR	0 V ≤ V _{IN+} ≤ 36 V	126	140		dB
Sense Offset Voltage, RTI (Note 7)	Vo. 00			±2.5	±25	μV
Sense Offset Voltage, RTI vs Temperature (<u>Note 7</u>)	Vs_os	-40°C ≤ T _A ≤ 125°C		0.02	0.1	μV/°C
Sense Offset Voltage, RTI vs Power Supply (Note 7)	PSRR	2.7 V ≤ Vs ≤ 5.5 V		2.5		μV/V
Bus Offset Voltage, RTI (Note 7)	1/2 00			±1.25	±15	mV
Bus Offset Voltage, RTI vs Temperature (<u>Note 7</u>)	V _{B_OS}	-40°C ≤ T _A ≤ 125°C		10	40	μV/°C
Bus Offset Voltage, RTI vs Power Supply (Note 7) (Note 8)	PSRR	2.7 V ≤ V _S ≤ 5.5 V		0.5		mV/V
Input Bias Current (IIN+ or IIN- pins)	IB			35		μA
VBUS Input Impedance				830		kΩ
Input Leakage		(IN+ pin) + (IN- pin), power-down mode		0.1	0.5	μΑ
DC Accuracy	T	T		Г	T	T
ADC Native Resolution				16		Bits
1 LSB Step Size		Sense voltage		2.5		μV
<u> </u>		Bus voltage		1.25		mV
Sense Voltage Gain Error				0.02	0.3	%
Sense Voltage Gain Error vs Temperature		-40°C ≤ T _A ≤ 125°C		10	50	ppm/°C
Sense Voltage Nonlinearity				0.05		%
Bus Voltage Gain Error				0.02	0.4	%
Bus Voltage Gain Error vs Temperature		-40°C ≤ T _A ≤ 125°C		10	72	ppm/°C
Bus Voltage Nonlinearity (Note 8)				0.05		%

Copyright © 2025 Richtek Technology Corporation. All rights reserved.

RTQ6053/RTQ6053B



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
		bit = 000		139		μs
		bit = 001		203		μS
		bit = 010		269		μS
ADC Conversion Time,	tCT1	bit = 011		525		μS
Continuous Mode	torr	bit = 100		1037		μS
		bit = 101		2061		μS
		bit = 110		4109		μS
		bit =111		8205		μS
I ² C/SMBus						
Timeout				37		ms
Digital Input / Output						
Input Capacitance				5		pF
Leakage Input Current	ILK	0 ≤ Input Pin Voltage ≤ Vs		0.1		μΑ
High Loyal Input Voltago	ViH	I ² C Option 1	1.2			V
High-Level Input Voltage	VIH	I ² C Option 2	0.7 x Vs			V
Lave Lavel Inner Valtage	\ /	I ² C Option 1			0.4	\ /
Low-Level Input Voltage	VIL	I ² C Option 2			0.3 x Vs	V
Low-Level Output Voltage, SDA, Alert	VoL	IoL = 3mA			0.4	V


Note 7. RTI = Referred to input.

Note 8. Guaranteed by design.




13 Typical Application Circuit

13.1 High-Side Sensing Circuit Application



13.2 Low-Side Sensing Circuit Application




Note: All the input and output capacitors values are suggested and refer to the effective capacitances, considering any derating effects, such as DC bias.


RTQ6053 RTQ6053B DS-02


www.richtek.com





14 Typical Operating Characteristics




































15 Operation

The RTQ6053/RTQ6053B is a high-side/low-side current and power monitor with an integrated 16-bit ADC and an internal open-drain alert indicator. The device is ideal for a variety of industrial and telecom equipment applications.

The RTQ6053/RTQ6053B operates over a wide 0V to 36V input common-mode voltage range. Its internal 16-bit integrating analog-to-digital converter (ADC) allows users to read data such as voltage, current, and power. The full-scale sense voltage ranges from –81.9175mV 81.92mV, combined with a programmable calibration function, enables wide dynamic range current measurement and flexibility in choosing sense resistor values.

15.1 Mode Configuration

The RTQ6053/RTQ6053B provides ADC configuration through the Configuration Register (00h); which includes options for all-register reset, ADC conversion times, averaging mode, and operating mode selection.

The device supports several ADC operating modes: continuous mode, triggered mode, and shutdown mode. In the default continuous mode, the device continuously converts the sense voltage and bus voltage; after the voltage is read, the current is calculated using the calibration setting, and the power is subsequently determined.

In triggered mode, register data is retained, and the ADC only updates data after a new "WRITE" commend is executed to the Configuration Register (00h).

Shutdown mode is provided to minimize input quiescent current. While in shutdown mode, register read and write operations remain available. The device remains in shutdown mode until either continuous mode or triggered mode is selected.

15.2 Conversion Time and Averaging

The RTQ6053/RTQ6053B allows configurable conversion time and averaging time through the Configuration Register (00h), enabling users to optimize for accuracy and system timing requirements. The conversion time for both sense voltage and bus voltage can be selected from 139µs to 8.205ms. Longer conversion times provide higher noise immunity but require more time for data updates. Figure 1 illustrates the relationship between noise performance and conversion time.

The averaging function further improves the measurement accuracy by effectively filtering the signal. By increasing the number of averages, the device can more effectively reduce noise components in the measurement, resulting in more stable and accurate readings.




Figure 1. Noise vs Conversion Time

2025



15.3 Calibration and Current Calculation

The Calibration Register (05h) is programmed based on the value of the shunt resistor and the required current measurement resolution. The calibration value is calculated using the following equation:

Calbration Setting (dec) =
$$\frac{0.00512}{R_{SHUNT} \times I_{LSB}}$$

where

- 0.00512 is an internal fixed value.
- I_{LSB} is the desired current measurement resolution.

The highest resolution for the Current Register (04h) can be achieved by using the smallest allowable Current_LSB based on the maximum output current, as shown below:

$$Current resolution = \frac{Maximum Current}{2^{15}}$$

If the highest resolution is lower than the expected resolution, it is common to select a Current_LSB value that is a convenient round number and slightly higher than the minimum, to simplify the conversion of current in amperes and power in watts.

After programming the Calibration Register (05h), the value in the Current Register (04h) is calculated by multiplying the decimal value of the Sense Voltage Register (01h) by the decimal value of the Calibration Register, and then dividing by 2048, as shown below:

$$Current = \frac{Sense\ Voltage \times Calbration\ Setting}{2048}$$

After the device power-on, both the Current Register (04h) and the Power Register (03h) are initialized to zero. These registers are updated based on the corresponding sense voltage and bus voltage measurements.

15.4 Power Calculation

After the Current Register (04h) is updated, the power is calculated by multiplying the decimal value of the Bus Voltage Register (02h) by the decimal value of the Current Register (04h), and then dividing by 20,000, as shown in the equation below:

$$Power = \frac{Bus\ Voltage \times Current}{20000}$$

15.5 Programing Example

Table 1 provides an example of register data and the calculation procedure in a real application.

Table 1. Power Calculation Procedure

	Conditions: V _{CM} = V _{BUS} = 12V, R _{SHUNT} = 2mΩ, Load Current = 10A										
Procedure Register Address Data (Hex) Data (Dec) LSB											
Step 1	Configuration	00h	4127								
Step 2	Sense Voltage	01h	1F40	8000	2.5μV	20mV					
Step 3	Bus Voltage	02h	2580	9600	1.25mV	12V					
Step 4	Calibration	05h	A00	2560							
Step 5	Current	04h	2710	10000	1mA	10A					
Step 6	Power	03h	12C0	4800	25mW	120W					

Copyright © 2025 Richtek Technology Corporation. All rights reserved.

RICHTEK

is a registered trademark of Richtek Technology Corporation



15.6 Alert Indicator

The RTQ6053/RTQ6053B provides a flexible response function that can be approached by a multi-functional indicator pin. Users can monitor up to five alert functions or a conversion Ready notification through the Mask/Enable Register (06h), with programmable thresholds set in the Alert Limit Register (07h). From the Mask/Enable Register (06h), one of the five alert events can be selected at a time. When the monitored event exceeds the threshold programmed in the Alert Limit Register (07h), the open-drain output of the Alert pin is pulled low. The five available alert functions are:

- Sense Voltage Over-Limit (SOL)
- Sense Voltage Under-Limit (SUL)
- Bus Voltage Over-Limit (BOL)
- Bus Voltage Under-Limit (BUL)
- Power Over-Limit (POL)

If multiple alert functions are enabled, the function corresponding to the highest significant bit position takes priority and responds to the Alert Limit Register value. For example, if both the Sense Voltage Over-Limit and Sense Voltage Under-Limit functions are selected, the Alert pin asserts when the Sense Voltage Register exceeds the value in the Alert Limit Register.

The RTQ6053/RTQ6053B asserts a warning alert by comparing the actual measured value ("mathematics value") to the programmed threshold, taking the sign bit into account. For instance, when the indicator is set to response to Sense Voltage Over-Limit (SOL), positive values are always considered higher than negative values. Example scenarios are illustrated in Figure 2.




Figure 2. Alert Pin Response to SOL and SUL When Alert Limit Register (07h) is Set to 1

15.7 Conversion Ready Indicator

The Conversion Ready state can also be monitored via the Alert pin, providing notification when the device has completed the previous conversion and is ready to begin a new one. The Conversion Ready signal can be monitored at the Alert pin in conjunction with one of the alert functions. If both an alert function and the Conversion Ready feature are enabled, the source of the alert must be determined by reading the Mask/Enable Register after the ALERT pin is asserted. To identify the source, read the Conversion Ready Flag (CVRF, bit3), and the Alert Function Flag (AFF, bit4) in the Mask/Enable Register. If the Conversion Ready feature is not set, the Alert pin will only respond to alert limit events based on the enabled alert function.

If the alert function is not used, the Alert pin can be left floating without affecting device operation.



15.8 Digital Interface

The RTQ6053/RTQ6053B supports a general-purpose serial interface compatible with both I²C bus and SMBus protocols for configuration and monitoring. The device supports fast mode (1kHz to 400kHz) and high-speed mode (1kHz to 2940kHz) operation.

<u>Table 2</u> summarizes the timing requirements for both fast mode and high-speed mode.




Figure 3. Bus Timing Diagram

Table 2. Timing Requirements

Baramatar	Compleal	Fast	Mode	High-Spe	High-Speed Mode	
Parameter	Symbol	Min	Max	Min	Max	Unit
SCL Clock Rate	fscL	1	400	1	2940	kHz
Hold Time (Repeated) Start Condition. After this period, the first clock is generated.	tHDSTA	0.1		0.1		μS
Low Period of the SCL Clock	tLOW	1.3		0.2		μS
High Period of the SCL Clock	tHIGH	0.6		0.06		μS
Set-Up Time for A Repeated START Condition	tsusta	0.1		0.1		μS
Data Hold Time	thddat	10	900	10	100	ns
Data Set-up Time	tSUDAT	100		20		ns
Set-Up Time for STOP Condition	tsusto	0.1		0.1		μS
Bus Free Time between STOP and START Condition	tBUF	0.6		0.16		μS
Clock Fall Time	tF_SCL		300		80	ns
Data Fall Time	tF_DAT		300		40	ns
Clock Rise Time	tr_scl		300		40	ns
Data Rise Time for fscL ≤ 100kHz	tr_dat		1000			ns



15.9 Serial Bus Address

16 distinct slave addresses, configurable via two address pins, A1 and A0. This allows a maximum of 16 RTQ6053/RTQ6053B devices to be controlled on a signal I²C bus. The device samples the state of the A0 and A1 pins at every bus communication, so the address configuration must be set before any activity occurs on the interface. Table 3 lists the 16 possible slave addresses corresponding to the combination of the A1/A0 pins.

Table 3. Slave Addresses Selection								
A1	Α0	Slave Address	Slave Address (Hex)					
GND	GND	1000000	40					
GND	VS	1000001	41					
GND	SDA	1000010	42					
GND	SCL	1000011	43					
VS	GND	1000100	44					
VS	VS	1000101	45					
VS	SDA	1000110	46					
VS	SCL	1000111	47					
SDA	GND	1001000	48					
SDA	VS	1001001	49					
SDA	SDA	1001010	4A					
SDA	SCL	1001011	4B					
SCL	GND	1001100	4C					
SCL	VS	1001101	4D					
SCL	SDA	1001110	4E					
SCL	SCL	1001111	4F					

Table 3. Slave Addresses Selection

15.10 Write Protocol

To write data to the RTQ6053/RTQ6053B, the master initiates communication with a START condition, followed by the 7-bit slave address with the $R\overline{W}$ bit set to low. After the RTQ6053/RTQ6053B acknowledges the address, the master sends a command byte that specifies the target register address. The device acknowledges the command byte and updates the internal register pointer to the selected register. The master then transmits two data bytes to be written to the addressed register, with the RTQ6053/RTQ6053B acknowledging each byte. The write transaction is completed when the master sends a start or stop condition.




Figure 4. Timing Diagram for Write Word Format



15.11 Read Protocol

To initiate a read operation, the master begins with a START condition, followed by the 7-bit slave address and the $R\overline{W}$ bit set to low. The register to be read is determined by the value currently stored in the register pointer, which is set during a previous write operation. To change the register pointer for a read operation, the master must first write the desired register address to the device.

This is accomplished by sending the slave address with the $R\overline{W}$ bit (set to low), followed by the register pointer byte. No additional data bytes are required at this stage. The master then issues a start condition and sends the slave address with the $R\overline{W}$ bit (set to high) to initiate the read command. The RTQ6053/RTQ6053B then transmits the most significant byte (MSB) of the selected register, followed by an Acknowledge (ACK) from the master. The device then transmits the least significant byte (LSB), which is also acknowledged by the master. The master may terminate the data transfer by issuing a Not-Acknowledge (NACK) after receiving any data byte, or by generating a start or stop condition. If repeated reads from the same register are required, it is not necessary to resend the register pointer; the device retains the current register pointer value until it is updated by a subsequent write operation.




Figure 5. Timing Diagram for Read Word Format

15.12 SMBus Alert Response

The SMBus Alert Response feature provides a fast and efficient method for the master to identify devices that have generated an alert on a shared interrupt. When an interrupt is detected, the master broadcasts a receive byte request to the SMBus Alert Response slave address. Any slave device that has asserted an alert will attempt to respond by transmitting its own address onto the bus. If multiple devices respond simultaneously, standard bus arbitration rules apply: the device with the lower address wins arbitration and transmits its address, while other devices cease transmission and do not acknowledge. Devices that lose arbitration continue to hold their ALERT pin low until they are serviced. A successful reading of the alert response address by the master de-asserts the Alert indicator for the responding device.




Figure 6. Timing Diagram for SMBus Alert



16 Application Information

(Note 9)

16.1 Power Up

The VS pin must exceed the Power-On Reset threshold (VPOR) of 2V to keep the RTQ6053/RTQ6053B out of power-on reset. When the supply voltage is below this threshold, the device enters power-on reset, which clears all register data.

16.2 Choosing the Sense Resistor

A high RSHUNT value increases the voltage drop (IR loss) across the power source, so for minimal voltage loss, use the lowest RSHUNT value. The full-scale sense voltage (VSENSE) should remain within the device's input range of –81.9175mV to 81.92mV. For best performance with a 3.3V supply, select RSHUNT to provide approximately 40mV to 60mV of sense voltage at the full-scale current.

At low current levels, a higher RSHUNT value improves measurement accuracy, as offsets become less significant with larger sense voltages.

At high current levels, the I^2R loss in R_{SHUNT} can be significant. Consider both the resistor value and its power dissipation rating. Excessive heating may cause the resistor value to drift, affecting accuracy. The RTQ6053/RTQ6053B's high precision (Vos $10\mu V$ (max) and Gain Error 0.1% (max)) allows the use of small sense resistors, reducing power dissipation and minimizing hot spots.

16.3 Filtering and Input Considerations

The RTQ6053/RTQ6053B provides several methods to reduce input noise, such as configurable conversion time and averaging mode via register (00h). However, to prevent the device from damaging conditions, such as load dumps, reverse battery connection, fast load switching, and inductive kickback voltages, input filtering and voltage clamping schemes are recommended.

<u>Figure 7</u> shows the recommended schematic for input filtering. Proper input filtering ensures that current noise is not amplified, allowing the RTQ6053/RTQ6053B to deliver a cleaner signal to the ADC without the need for output filtering, which could otherwise load down the ADC.




Figure 7. Input Filter

If the selected device's Absolute Maximum Common-Mode Voltage rating is less than the system's maximum expected voltage surge, input protection is required. In such cases, it is recommended to use transient voltage suppression (TVS) diodes or Zener diodes at the inputs, in combination with passive components, to safeguard the current sensor from voltage transients. Figure 8 shows an example of a cost-optimized current sensor input protection circuit.






Figure 8. RTQ6053/RTQ6053B with Input Protection Circuit

16.4 Total Error Analysis

To optimize system design, it is important to analyze the contribution of each error source affecting sense voltage measurements. The primary factors influencing sense voltage errors include:

- The tolerance of shunt resistor (RSHUNT)
- Sense Offset Voltage (Vs_os). When the sense voltage is small, especially low load current and small shunt resistance, the error is dominated by the input offset error.
- Gain Error (GE%)
- Power Supply Rejection Ratio (PSRR) of offset voltage
- Common-Mode Rejection Ratio (CMRR) The offset voltage caused by input bias current
- Nonlinearity Error (NLIN%)

16.5 Max Output Error Estimation

The section provides an example of estimating the maximum output voltage error for a typical application. The system bus voltage for IN+ = 36V, supply voltage Vs = 5V, shunt resistor is $2m\Omega$ with 1% accuracy, and the load current is 25A. To set design goals, the maximum output voltage errors are calculated as follows:

Input offset voltage error

The contribution of input offset voltage to the total error can be estimated directly from the device specifications. For example, if the input offset voltage is $25\mu V$ at TA = $25^{\circ}C$, the error due to offset can be calculated using the following equation:

$$V_{OS_err} = \frac{V_{OS(MAX)}}{V_{SENSE}} \times 100\% = \frac{25\mu V}{2m\Omega \times 25A} \times 100\% = 0.05\%$$

16.6 Sense Voltage Gain Error

According to the electrical characteristics, the maximum gain error is 0.3%.

August 2025

16.7 PSRR Error

RTQ6053 RTQ6053B DS-02

The PSRR error estimates the additional error caused by deviations in the supply voltage from the specified values. The RTQ6053/RTQ6053B specifies the input offset voltage at Vs = 3.3V. If the actual supply voltage differs, an additional error may occur. The maximum PSRR is specified as 2.5μ V/V. The PSRR error can be calculated as:



$$PSRR_err = \frac{|V_{S_DS} - V_{S_SYS} \times PSRR|}{V_{SENSE}} \times 100\%$$
$$= \frac{|3.3 - 5| \times 2.5 \frac{\mu V}{V}}{2mO \times 25A} \times 100\% = 0.0085\%$$

16.8 Common-Mode Rejection Ratio (CMRR) Error

The CMRR error reflects the influence of common-mode voltage variations on the input offset. The RTQ6053/RTQ6053B specifies a minimum CMRR of 126dB (0.501μV/V), with the offset voltage specified at a common-mode voltage of 12 V. To calculate the actual common-mode error at the system bus voltage:

$$126dB = \frac{1}{10^{\left(\frac{126dB}{20}\right)}} \times 10^{6} \times \frac{\mu V}{V} = 0.501 \frac{\mu V}{V}$$

$$\begin{split} & CMRR_err = \frac{\left|V_{CM_DS} - V_{CM_SYS}\right| \times CMRR}{V_{SENSE}} \times 100\% \\ & = \frac{\left|12 - 36\right| \times 0.501 \frac{\mu V}{V}}{2m\Omega \times 25A} \times 100\% = 0.024\% \end{split}$$

16.9 **Input Bias Current Error**

The input bias current flowing through the shunt resistor generates an additional offset voltage. This error is calculated with respect to the ideal voltage across the sense voltage.

$$I_{B_err} = \frac{I_B \times R_{SHUNT}}{V_{SENSE}} \times 100\% = \frac{35 \mu A \times 2 m \Omega}{2 m \Omega \times 25 A} \times 100\% = 0.0001\%$$

16.10 Nonlinearity Error

In an ideal scenario, the voltage gain remains constant over entire sense voltage range. However, in real-world applications, the gain may exhibit slight variations, resulting in nonlinearity error. For the RTQ6053/RTQ6053B, the nonlinearity error is specified as 0.1% over a sense voltage range of 20mV to 80mV.

16.11 Total Error

The equation below can be used to calculate the worst case of total error.

Total_err =
$$\sqrt{(GE\%)^2 + (R\%)^2 + (V_{OS_err})^2 + (PSR_err)^2 + (CMR_err)^2 + (I_{B_err})^2 + (NLIN\%)^2}$$

= $\sqrt{(0.3\%)^2 + (1\%)^2 + (0.05\%)^2 + (0.021\%)^2 + (0.06\%)^2 + (0.00035\%)^2 + (0.045\%)^2}$
= 1.048%

16.12 Layout Guidelines

- Kelvin Sense Arrangement: For optimal performance, use a Kelvin (4-wire) connection to the sense resistor. Connect the input pins (IN+ and IN-) to the sense resistor using separate traces for current and voltage sensing.
- Minimize PCB Trace Resistance: PCB trace resistance between the sense resistor and the IN+ and IN- pins can degrade the measurement accuracy. Place the sense resistors as close as possible to the RTQ6053/RTQ6053B and avoid using minimum-width PCB traces for these connections.



• Bypass Capacitor Placement: Place the power-supply bypass capacitor as close as possible to the supply and ground pins to ensure effective noise filtering and stable operation.




Figure 9. PCB Layout Guide

Note 9. The information provided in this section is for reference only. The customer is solely responsible for the designing, validating, and testing your product incorporating Richtek's product and ensure such product meets applicable standards and any safety, security, or other requirements.

August 2025

RTQ6053 RTQ6053B DS-02



17 Register Maps

<u>Table 4</u> shows the summary of the RTQ6053/RTQ6053B registers. All registers are two bytes in length and are accessed via the I^2C interface.

Table 4.

CMD CODE	COMMAND Name	Access	Command Description	Default Value
00h	00h Configuration		Operating mode configuration, conversion times and averaging setting	4127h
01h	Sense Voltage	R	Sense voltage measurement data.	0000h
02h	Bus Voltage	R	Bus voltage measurement data.	0000h
03h	Power	R	Calculated power data	0000h
04h	Current	R	Calculated current data	0000h
05h	Calibration	R/W	Current Calibration	0000h
06h	Mask/Enable	R/W	Alert configuration	0000h
07h	Alert Limit	R/W	Limit threshold setting	0000h
FEh	Manufacturer ID	R	Manufacturer identification number.	1214h
FFh	Die ID	R	Die identification number.	2260h

Configuration Register (00h)

Description: The Configuration Register settings control the operating modes for the device. This register controls the conversion time settings for both the sense and bus voltage measurements as well as the averaging mode used. The operating mode that controls what signals are selected to be measured is also programmed in the Configuration Register.

The Configuration Register can be read from at any time without impacting or affecting the device settings or a conversion in progress. Writing to the Configuration Register halts any conversion in progress until the write sequence is completed resulting in a new conversion starting based on the new contents of the Configuration Register (00h). This halt prevents any uncertainty in the conditions used for the next completed conversion.

Bit Position	15	14	1	12	11	10	9	8	7	6	5	4	3	2	1	0
Function	RST	х	х	х	AVG2	AVG1	AVG0	VBUSCT2	VBUSCT1	VBUSCT0	VSENCT2	VSHNCT1	VSENCT0	MODE3	MODE2	MODE1
Value	0	1	0	0	0	0	0	1	0	0	1	0	0	1	1	1

Bits	Name	Description								
15	Reset Bit (RST)	Set this bit to '1' to reset all re This bit self-clears.	Set this bit to '1' to reset all registers as default value. This bit self-clears.							
		Determine the number of san all the AVG bit settings and re Table 5. AVG	•	averages for each	n bit setting.					
		Averaging	AVG2	AVG1	AVG0					
	Averaging	1 (default)	0	0	0					
11:9	Mode	4	0	0	1					
	(AVG)	16	0	1	0					
	- /	64	0	1	1					
		128	1	0	0					
		256	1	0	1					
		512		1	0					
		1024	1	1	1					

Copyright © 2025 Richtek Technology Corporation. All rights reserved.



Set the conversion time for the bus voltage measurement. Table 6 shows the VBUSCT bit options and related conversion times for each bit setting. Table 6. VBUSCT Bit Settings [8:6] Combinations **VBUSCT0** Conversion Time (µs) VBUSCT2 **VBUSCT1** Bus Voltage Conversion 8:6 Time (VBUSCT) 1037 (default) Set the conversion time for the sense voltage measurement. Table 7 shows the VSENCT bit options and related conversion times for each bit setting. Table 7. VSENCT Bit Settings [8:6] Combinations **VSENCT1 VSENCT0 VSENCT2** Conversion Time (µs) Sense Voltage Conversion 5:3 Time (VSENCT) 1037 (default) Select continuous, triggered, or power-down mode of operation. These bits default to continuous sense and bus measurement mode. The mode settings are shown in Table 8. Table 8. Mode Settings [2:0] Combinations **Mode Setting** MODE3 MODE2 MODE1 Shutdown Mode Operating Sense Voltage, Triggered 2:0 Mode (MODE) Bus Voltage, Triggered Sense and Bus Voltage, Triggered Shutdown Mode Sense Voltage, Continuous Bus Voltage, Continuous Sense and Bus Voltage, Continuous (default)



Sense Voltage Register (01h)

Description: The Sense Voltage Register stores the current Sense voltage reading, VSENSE. Negative numbers are represented in two's complement format. Generate the two's complement of a negative number by complementing the absolute value binary number and adding 1. An MSB = '1' denotes a negative number.

Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Function	SIGN	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
15	Sign Bit (SIGN)	SIGN Bit 0: positive value 1: negative value
14:0	Sense Voltage	Example: For a value of Vsense = -80 mV: 1. Take the absolute value: 80 mV 2. Translate this number to a whole decimal number (80 mV \div 2.5 μ V) = 32000 3. Convert this number to binary = 0111 1101 0000 0000 4. Complement the binary result = 1000 0010 1111 1111 5. Add '1' to the complement to create the two's complement result = 1000 0011 0000 0000 = 8300 h If averaging is enabled, this register displays the averaged value. Full-scale range = 81.92 mV (decimal = 7 FFF); LSB: 2.5 μ V.

	Bus Voltage Register (02h)															
	Description: The Bus Voltage Register stores the most recent bus voltage reading, VBUS. If averaging is enabled, this register displays the averaged value.															
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Function	х	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
15:0	Bus Voltage	Note. Bit15 is always zero because bus voltage can only be positive.

Power Register (03h)

Description: If averaging is enabled, this register displays the averaged value.

The Power Register LSB is internally programmed to equal 25 times the programmed value of the Current_LSB. The Power Register records power in Watts by multiplying the decimal values of the Current Register with the decimal value of the Bus Voltage Register.

Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Function	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

E	Bits	Name	Description
1	15:0	Power	Note. The power is always positive value.



Current Register (04h)

Description: If averaging is enabled, this register displays the averaged value.

The value of the Current Register is calculated by multiplying the decimal value in the Sense Voltage Register with the decimal value of the Calibration Register.

Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Function	SIGN	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
15	Sign Bit (SIGN)	SIGN Bit 0: positive value 1: negative value
14:0	Current	The current value

Calibration Register (05h)

Description: This register provides the device with the value of the Sense resistor that was present to create the measured differential voltage. It also sets the resolution of the Current Register. Programming this register sets the Current_LSB and the Power_LSB. This register is also suitable for use in overall system calibration. See the Programming the Calibration Register for additional information on programming the Calibration Register.

Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Function	х	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
14:0	Calibration	Note. Bit15 is always zero.

RTQ6053 RTQ6053B DS-02



Mask/Enable (06h)

Description: The Mask/Enable Register selects the function that is enabled to control the Alert pin as well as how that pin functions. If multiple functions are enabled, the highest significant bit position Alert Function (Bit15-Bit11) takes priority and responds to the Alert Limit Register.

Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Function	SOVL	SUVL	BOVL	BUVL	OPL	CNVR	х	х	х	х	x	AFF	CNRF	OVF	APO	ALE
Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
15	Sense Over-Voltage Limit (SOVL)	Setting this bit high configures the Alert pin to be asserted if the sense voltage measurement following a conversion exceeds the value programmed in the Alert Limit Register.
14	Sense Under-Voltage Limit (SUVL)	Setting this bit high configures the Alert pin to be asserted if the sense voltage measurement following a conversion drops below the value programmed in the Alert Limit Register.
13	Bus Over-Voltage Limit (BOVL)	Setting this bit high configures the Alert pin to be asserted if the bus voltage measurement following a conversion exceeds the value programmed in the Alert Limit Register.
12	Bus Under-Voltage Limit (BUVL)	Setting this bit high configures the Alert pin to be asserted if the bus voltage measurement following a conversion drops below the value programmed in the Alert Limit Register.
11	Over-Power Limit (OPL)	Setting this bit high configures the Alert pin to be asserted if the Power calculation made following a bus voltage measurement exceeds the value programmed in the Alert Limit Register.
10	Conversion Ready (CNVR)	Setting this bit high configures the Alert pin to be asserted when the Conversion Ready Flag, Bit 3, is asserted indicating that the device is ready for the next conversion.
4	Alert Function Flag (AFF)	While only one Alert Function can be monitored at the Alert pin at a time, the Conversion Ready can also be enabled to assert the Alert pin. Reading the Alert Function Flag following an alert allows the user to determine if the Alert Function was the source of the Alert. When the Alert Latch Enable bit is set to Latch mode, the Alert Function Flag bit clears only when the Mask/Enable Register is read. When the Alert Latch Enable bit is set to Transparent mode, the Alert Function Flag bit is cleared following the next conversion that does not result in an Alert condition.
3	Conversion Ready Flag (CNRF)	Although the device can be read at any time, and the data from the last conversion is available, the Conversion Ready Flag bit is provided to help coordinate one-shot or triggered conversions. The Conversion Ready Flag bit is set after all conversions, averaging, and multiplications are complete. Conversion Ready Flag bit clears under the following conditions: 1.) Writing to the Configuration Register (except for Power-Down selection) 2.) Reading the Mask/Enable Register
2	Math Overflow Flag (OVF)	This bit is set to '1' if an arithmetic operation resulted in an overflow error. It indicates that current and power data may be invalid.

Bits	Name	Description
1	Alert Polarity bit (APO)	1 = Inverted (active-high open collector) 0 = Normal (active-low open collector) (default)
0	Alert Latch Enable (ALE)	1 = Latch enabled 0 = Transparent (default) When the Alert Latch Enable bit is set to Transparent mode, the Alert pin and Flag bit resets to the idle states when the fault has been cleared. When the Alert Latch Enable bit is set to Latch mode, the Alert pin and Alert Flag bit remains active following a fault until the Mask/Enable Register has been read.

	Alert Limit Register (07h)															
	Description: The Alert Limit Register contains the value used to compare to the register selected in the Mask/Enable Register to determine if a limit has been exceeded.															
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Function	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
15:0	Alert Limit	Store the alert limit values.

	Manufacturer ID Register (FEh)															
Descrip	Description: The Manufacturer ID Register stores a unique identification number for the manufacturer.															
Bit .	Bit . 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0												0			
Function	Function Bit15 Bit14 Bit13 Bit12 Bit11 Bit10 Bit9 Bit8 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0											Bit0				
Value	0	0	0	1	0	0	1	0	0	0	0	1	0	1	0	0

Bits	Name	Description
15:0	Manufacturer ID	Store the manufacturer identification bits

RTQ6053/RTQ6053B




	Die ID Register (FFh)															
Descrip	Description: The Die ID Register stores a unique identification number and the revision ID for the die.															
Bit Position	Bit Position 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0												0			
Function	Function Bit15 Bit14 Bit13 Bit12 Bit11 Bit10 Bit9 Bit8 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0											Bit0				
Value	0	0	1	0	0	0	1	0	0	1	1	0	0	0	0	0

	Bits	Name	Description
	Store the device identification bits		
	3:0	Die Revision ID	Store the device revision identification bits



18 Outline Dimension




Note: The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Comple of	Di	mensions In	Dimension	s In Inches	
Symbol	Min	Max	Min	Max	
Α	0.800	1.000	0.031	0.039	
A1	0.000	0.050	0.000	0.002	
A3	0.175	0.250	0.007	0.010	
b	0.180	0.300	0.007	0.012	
D	2.950	3.050	0.116	0.120	
D2	1.300	1.750	0.051	0.069	
Е	2.950	3.050	0.116	0.120	
E2	1.300	1.750	0.051	0.069	
е	0.5	500	0.0)20	
L	0.350	0.450	0.014	0.018	

V-Type 16L QFN 3x3 Package



19 Footprint Information



Dookogo	Number of		Footprint Dimension (mm)								
Package	Pin	Р	Ax	Ay	Вх	Ву	С	D	Sx	Sy	Tolerance
V/W/U/XQFN3*3-16	16	0.50	3.80	3.80	2.10	2.10	0.85	0.30	1.50	1.50	±0.05




20 Packing Information


20.1 Tape and Reel Data

20.1.1 VQFN-16L 3x3

20.1.1.1 Quadrant 1



Package Type	Tape Size (W1) (mm)	Pocket Pitch (P) (mm)	Reel Si	ze (A)	Units per Reel	Trailer (mm)	Leader (mm)	Reel Width (W2) Min./Max. (mm)
(V, W) QFN/DFN 3x3	12	8	180	7	1,500	160	600	12.4/14.4




C, D, and K are determined by component size. The clearance between the components and the cavity is as follows:

- For 12mm carrier tape: 0.5mm max.


Таре	W1	F)	В		F	F		íJ	K		Н
Size	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Max
12mm	12.3mm	7.9mm	8.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	1.0mm	1.3mm	0.6mm



20.1.1.2 Quadrant 2



Package Type	Tape Size (W1) (mm)	Pocket Pitch (P) (mm)	Reel Si	Reel Size (A) (mm) (in)		Trailer (mm)	Leader (mm)	Reel Width (W2) Min./Max. (mm)
(V, W) QFN/DFN 3x3	12	8	180	7	1,500	160	600	12.4/14.4



- C, D, and K are determined by component size. The clearance between the components and the cavity is as follows:
- For 12mm carrier tape: 0.5mm max.

Tape	W1	F)	E	3	F	-	Ø	J	ŀ	<	Н
Size	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Max
12mm	12.3mm	7.9mm	8.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	1.0mm	1.3mm	0.6mm



20.2 **Tape and Reel Packing**

20.2.1 **VQFN-16L 3x3**

20.2.1.1 Quadrant 1

Step	Photo/Description	Step	Photo/Description
1	Reel 7"	4	RICHTER TO SEE SEE SEE INNER BOX A
2	HIC & Desiccant (1 Unit) inside	5	12 inner boxes per outer box
3	Caution label is on backside of Al bag	6	Outer box Carton A

Container	F	Reel		Box			Carton	
Package	Size	Units	Item	Reels	Units	Item	Boxes	Unit
(V, W) QFN & DFN	7"	1 500	Box A	3	4,500	Carton A	12	54,000
3x3	,	1,500	Box E	1	1,500	For Cor	nbined or Parti	al Reel.



20.2.1.2 Quadrant 2

Step	Photo/Description	Step	Photo/Description
1	Reel 7"	4	3 reels per inner box Box A
2	HIC & Desiccant (1 Unit) inside	5	12 inner boxes per outer box
3	Caution label is on backside of Al bag	6	Outer box Carton A

Container	i	Reel		Box			Carton	
Package	Size	Units	Item	Reels	Units	Item	Boxes	Unit
(V, W) QFN & DFN	7"	1.500	Box A	3	4,500	Carton A	12	54,000
3x3	,	1,500	Box E	1	1,500	For Cor	nbined or Parti	al Reel.



20.3 Packing Material Anti-ESD Property

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
$\Omega/{ m cm}^2$	10 ⁴ to 10 ¹¹					

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2025 Richtek Technology Corporation. All rights reserved.

RTQ6053/RTQ6053B



21 Datasheet Revision History

Version Date		Description				
02 2029	25/8/25	Ordering Information Marking Information -Added part number RTQ6053B -Added Digital Power Monitor Selection Table Electrical Characteristics - Updated data of High-Level Input Voltage and Low-Level Input Voltage Packing Information - Added				