

### **Dual Rail 3+2-Phase PWM Controller with PMBus**

### **General Description**

The RTQ8825 is a dual output voltage rail 3+2-phase controller: a 3/2/1/0 phase synchronous buck controller. the rail A and a 2/1/0 phase synchronous buck controller, the rail B. The RTQ8825 adopts G-NAVP<sup>TM</sup> (Green Native AVP) which is Richtek's proprietary topology derived from finite DC gain of EA amplifier with current mode control, making it easy to set the droop to support all CPU/Microprocessor requirements of AVP (Adaptive Voltage Positioning). Based on the G-NAVP<sup>TM</sup> topology, the RTQ8825 features a new generation of quick response mechanism (Adaptive Quick Response, AQR) to optimize AVP performance during load transient and reduce output capacitors. The RTQ8825 supports VID on-the-fly function with four different slew rates via PMBus command setting. The DAC converts the VOUT COMMAND code ranging from 0.25V to 1.516V with 1.953mV per step. The RTQ8825 integrates a high accuracy ADC for platform and function settings, such as SPS type, PMBus address, boot voltage and load-line. The RTQ8825 provides reset Vout function, Vout to be set to the VBOOT value while RESET# pin is asserted low. The RTQ8825 provides VR\_Ready and thermal indicators. It also features complete fault protection functions including over-voltage (OV), under-voltage (UV), slow over-current (SLOW\_OC), fast over-current (Fast\_OC), over-temperature (OT) and under-voltage lockout (UVLO). The RTQ8825 more supports several functions which can be set by I2C/PMBus interface.


### **Applications**

- · Networking system
- Telecom, Datacom and Server system
- Point-of-load power supply (DSP, ASIC, FPGA)

### **Features**

- 3/2/1/0 Phase (rail A) + 2/1/0 Phase (rail B) PWM Controller
- G-NAVP<sup>TM</sup> (Green Native Adaptive Voltage Positioning) Topology
- Each Output Voltage Ranges 0.25V to 1.516V
- Embedded LDO for Dr.MOS 3.3V PWM Level
- Pin Programmable 27 VBOOT Voltages
- Current Sensing by Either Current Type or Voltage Type SPS
- Digital Current Balancing With Programmable Gain for Thermal Balancing
- Differential Output Voltage Sense for High Output Accuracy
- Supports Start-Up Into Pre-Bias Voltage
- Pin Selection for Enabling Load-Line Function
- Supports Returning to VBOOT from Existing Voltage or from 0V
- PMBus v1.3 Compliant Serial Interface
  - ▶ Pin Selectable 16 Addresses
  - ▶ 1.8V and 3.3V Logic Level Compliant
  - **► SMBALERT#**
  - ► Internal Non-Volatile Memory (NVM) to Store Custom Configurations
  - ▶ Programmable Power Up/Down Timing
  - ▶ Monitoring for Vout, lout and Temperature
  - ► Selectable Latch or Autonomous Recovery
    After Shutdown Due to Fault
  - ► Extensive Fault Detection and Protection Capability
  - ▶ VIN & VCC Input Pins UVLO
  - ▶ Averaged Output SLOW/FAST\_OC Protection
  - ▶ Output OV & UV Protection
  - ► Output Temperature Warning & Protection
  - ► Indicator for VR\_Ready & VR\_Hot#
- Small 48-Lead WQFN Package

## **Simplified Application Circuit**



Copyright © 2024 Richtek Technology Corporation. All rights reserved.

**RICHTEK** 

is a registered trademark of Richtek Technology Corporation.



### **Ordering Information**

RTQ8825□□ └Package Type QW: WQFN-48L7x7 (W-Type) (Exposed Pad-Option 1) Lead Plating System G: Richtek Green Policy Compliant

Note:

Richtek products are Richtek Green Policy compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.


### **Marking Information**

RTQ8825 **GQW YMDNN** 

RTQ8825GQW: Product Number YMDNN: Date Code

### **Pin Configuration**

(TOP VIEW)



WQFN-48L 7x7



**Functional Pin Description** 

Pin No.	Pin Name	Pin Function
1	PWM_VCC	Internally generated 3.3V. This pin is provided for attaching external decoupling capacitors only. Decouple using high quality $0.1\mu F/X7R + 4.7\mu F/X7R$ ceramic capacitors that minimum effective capacitance should be more than $1\mu F$ . It is suggested to place the capacitors as close to PWM_VCC pin as possible. This pin has limited source and sink capability and should not be used to drive external components.
2	VR_READYB	Voltage regulator "Ready" output signal for rail B. The VR_READYB indicator will be asserted when the controller reaches the VBoot voltage. This open-drain output requires an external pull-up resistor. VR_READYB will be pulled low when a shutdown fault occurs.
3	PWMB2	Phase #2 Rail B PWM output. This signal is used to drive the PWM input of the FET diver IC. Unused PWM pins should be left unconnected. The tri-state window = 1.1V to 2V.
4	PWMB1	Phase #1 Rail B PWM output. Refer to PWMB2 description.
5	VR_READYA	Voltage regulator "Ready" output signal for rail A. The VR_READYA indicator will be asserted when the controller reaches the VBoot voltage. This open-drain output requires an external pull-up resistor. VR_READYA will be pulled low when a shutdown fault occurs.
6	PWMA3	Phase #3 Rail A PWM output. Refer to PWMB2 description.
7	PWMA2	Phase #2 Rail A PWM output. Refer to PWMB2 description.
8	PWMA1	Phase #1 Rail A PWM output. Refer to PWMB2 description.
9	I2C_SDA	PMBus/I2C data signal.
10	I2C_SCL	PMBus/I2C clock signal.
11	VR_HOT#	Thermal warning flag. This open-drain output will be pulled low in the event of a sensed over temperature warning without disabling the regulators.
12	ENA	Active high output enable input of Rail A. Faults will be cleared when ENA is reasserted.
13	VBOOTB2	Tied the pin with resistor to ground to set boot voltage for rail B. 27 VBOOT voltage and VBOOT voltage range from 0.602V to 1.211V.
14	VBOOTB1	Refer to VBOOTB2 description.
15	VBOOTB0	Refer to VBOOTB2 description.
16	VBOOTA2	Tied the pin with resistor to ground to set boot voltage for rail A. 27 VBOOT voltage and VBOOT voltage range from 0.602V to 1.211V.
17	VBOOTA1	Refer to VBOOTA2 description.
18	VBOOTA0	Refer to VBOOTA2 description.
19	VSENA	Positive differential voltage sense input for rail A. Connect to positive remote sensing point.
20	RGNDA	Negative differential voltage sense input for rail A. Connect to negative remote sensing point.

DSQ8825-01 February 2024 www.richtek.com




Pin No.	Pin Name	Pin Function
21	ISENA1N	Phase #1 current sense inputs of Rail A. The ISENA1N and ISENA1P pins are
22	ISENA1P	used to differentially sense the corresponding channel current. Connect ISENA1P to VCC if rail A is not used.
23	ISENA2N	Discouling and according to a fine of Deil A. Defeate ICENIAAD/N decembring
24	ISENA2P	Phase #2 current sense inputs of Rail A. Refer to ISENA1P/N description.
25	ISENA3N	Discourse to a second consistency of Deil A. Defends IOCALADIA decembring
26	ISENA3P	Phase #3 current sense inputs of Rail A. Refer to ISENA1P/N description.
27	COMPA	Error amplifier output of rail A.
28	FBA	Error amplifier voltage feedback of rail A.
29	ENB	Active high output enable input of rail B. Faults will be cleared when ENB is reasserted.
30	ISENB1N	Phase #1 current sense inputs of Rail B. The ISENB1N and ISENB1P pins are
31	ISENB1P	used to differentially sense the corresponding channel current. Connect ISENB1P to VCC if rail B is not used.
32	ISENB2N	Dhood #2 current conso insults of Dail D. Dafer to ICENDAD/N decertation
33	ISENB2P	Phase #2 current sense inputs of Rail B. Refer to ISENB1P/N description.
34	FBB	Error amplifier voltage feedback of rail B.
35	СОМРВ	Error amplifier output of rail B.
36	VSENB	Positive differential voltage sense input for rail B. Connect to positive remote sensing point.
37	RGNDB	Negative differential voltage sense input for rail A. Connect to negative remote sensing point.
38	TSENB	Input pin for external temperature measurement at rail B.
39	SMBALERT#	SMB_ALERT# output. Active low.
40	RESET#	Return to VBoot input pin. When asserted (active low), Vout to be set to the VBoot value for both rail A and rail B.
41	SET1	Used with SETA1 pin via resistor tied to ground to sets PMBus address, SPS type of rail A and enabling load-line function of rail A.
42	DRVEN	External driver mode control. Must connect this pin directly to EN pin of smart power stage (SPS).
43	TSENA	Input pin for external temperature measurement at rail A.
44	SETA1	Refer to SET1 description.
45	SETB1	A resistor tied to ground sets both the SPS type of rail B and enabling load-line function of rail B.
46	VIN	VIN (+12V) voltage divider input. The VIN pin must be connected to +12V supply through a resistor divider and is used to guarantee a valid input voltage before starting up (input under-voltage lockout).
47	TON	Input voltage sense pin. Connect a low pass filter which time constant is at the switching frequency to this pin for setting on-time.



Pin No.	Pin Name	Pin Function
48	VCC	5V power supply input to controller. This pin should be connected to the system +5V supply and decoupled using high quality 1.0µF ceramic capacitors.
49 (Exposed Pad)	GND	Ground. The exposed pad must be soldered to a large PCB and connected to GND with enough via numbers for maximum power dissipation.



### **Functional Block Diagram**





### Operation

### G-NAVP<sup>TM</sup> Control Mode

The RTQ8825 adopts G-NAVP<sup>TM</sup> (Green Native AVP) which is Richtek's proprietary topology. It is derived from current mode constant on-time control with finite DC gain of error amplifier and DC offset cancellation. The topology can achieve easy load-line design and provide high DC accuracy and fast transient response. When sensed current signal reaches sensed voltage signal, RTQ8825 generates a PWM pulse to achieve loop modulation. Figure 1 left part shows the basic G-

NAVP<sup>TM</sup> behavior waveforms. The COMP signal is the sensed voltage, that is inverted and amplified signal of output voltage. While current loading is increasing, referring to Figure 1 right part, COMP rises due to output voltage droop. Then rising COMP forces PWM turn on earlier and closely. While inductor current reaches loading current, COMP enters another steady state of higher voltage and corresponding output voltage is in the steady state of lower voltage. The load-line, output voltage drooping by an amount proportional to loading current, is achieved.




Figure 1. G-NAVP<sup>TM</sup> Behavior Waveform

### POR/POR\_NVM

NVM loading of the RTQ8825 begins after VCC crosses its rising VCC\_POR\_NVM threshold. When POR\_NVM conditions are met, RTQ8825 will loading NVM into the control registers.

Initialization of the RTQ8825 begins after VCC crosses its rising VCC\_POR threshold. When POR conditions are met, the internal 3.3V LDO is enabled and begins pin setting indicated by the SET pin resistor value.

# PMBus Interface/Control Logic/Configuration

### Registers

The PMBus Interface receives or transmits signal with system host/bus master. Control logic executes command (Read/Write registers) and sends related signals to control VR. Configuration registers include function setting registers and PMBus basic required registers.

#### **IMON Filter**

The IMON Filter is used to average current signal by analog low-pass filter. It outputs IMONAAVG and IMONBAVG to the MUX of ADC for current reporting.

Copyright © 2024 Richtek Technology Corporation. All rights reserved.

DSQ8825-01 February 2024



### **MUX and ADC**

The MUX supports the inputs of SET1, SETA1, SETB1, VBOOTA, VBOOTB, TSENA, TSENB, VSENA, VSENB, IMONAAVG and IMONBAVG. The ADC converts these analog signals to digital codes for reporting or function settings.

#### **UVLO**

The RTQ8825 provide the input under-voltage lockout (UVLO) with VIN and VCC pins. When the VIN falls below VIN\_OFF(36h) or the VCC falls below VCC\_POR threshold, the UVLO fault is asserted. The device will stop power conversion to make sure the device works properly. For more information, see Application Information and Table 4.

### **Loop Control/Protection Logic**

It controls power-on/off sequence, protections and PWM sequence.

#### DAC

Generates a reference VID voltage according to the VID code sent by Control Logic. According to VOUT\_COMMAND command, Control Logic dynamically changes VID voltage to the target with required slew rate.

### **ERROR AMP**

Inverts and amplifies the difference between output voltage and VID with externally setting finite DC gain. The output signal is COMP for PWM triggers.

#### **PER CSGM**

Senses per-phase inductor current. The outputs are used for loop response, Current Balance, current reporting and over-current protection.

### **SUM CSGM**

Senses total inductor current with RIMON gain adjustment. SUM CSGM output is used for PWM trigger.

### **RAMP**

RAMP helps loop stability and transient response.

#### **PWM CMP**

The PWM comparator compares COMP signal and sum current signal based on RAMP to trigger PWM.

#### Offset Cancellation

Cancel the current signal/comp voltage ripple issue to control output voltage accuracy.

#### **Current Balance**

Per-phase current sense signal is compared with sensed average current. The comparison result adjusts each phase PWM width to optimize current and thermal balance.

### AQR/ABS QR

AQR is a new generation of quick response mechanism (Adaptive Quick Response, AQR) which detects loading rising edge and allows all PWM to turn on. PWM pulse width triggered by AQR is adaptive to loading level. Absolutely Quick Response (ABS\_QR) is used in the no load-line system which detects the absolute value of output voltage drop. The RTQ8825 also provides various ABS\_QR threshold via MFR\_ABS\_QR (DFh) register and AQR threshold via MFR\_AQR (D8h) register.

### **TONGEN/Driver Interface**

PWM comparator output signal triggers TONGEN to generate PWM pulse. The PWM sequence is controlled by Loop Control. PWM pulse width is determined by frequency setting, current balance output, Adaptive Quick Response (AQR) and ABS-QR settings. Once AQR is triggered, VR allows all PWM to turn on at the same time. Driver interface provides high/low/tri-state to drive external driver. In addition, PWM state is controlled by protection logic. Different protections force required PWM state.

### OVP/UVP/SLOW\_OCP/FAST\_OCP/OTP/VIN\_UVLO/ SPS\_FAULT

Over-voltage protection/Under-voltage protection / Slow over-current protection / Fast over-current protection / Over-temperature protection / Input Voltage under-voltage lockout/Smart Power Stage device fault protection.



Absolute Maximum Ratings (Note 1)	
VIN to GND	–0.3V to 6.5V
• TON to GND	–0.3V to 28V
PWM_VCC to GND	–0.3V to 6.5V
VCC to GND	–0.3V to 6.5V
RGND to GND	
• Other Pins	
Lead Temperature (Soldering, 10 sec.)	260°C
Junction Temperature	150°C
Storage Temperature Range	
ESD Ratings (Note 2)     HBM (Human Body Model)  Recommended Operating Conditions (Note 3)	2kV
HBM (Human Body Model)  Recommended Operating Conditions (Note 3)	
HBM (Human Body Model)  Recommended Operating Conditions (Note 3)      VR Supply Voltage to GND	4.5V to 24V
HBM (Human Body Model)  Recommended Operating Conditions (Note 3)	4.5V to 24V 4.5V to 5.5V
HBM (Human Body Model)  Recommended Operating Conditions (Note 3)      VR Supply Voltage to GND  Supply Input Voltage, VCC	4.5V to 24V 4.5V to 5.5V
HBM (Human Body Model)  Recommended Operating Conditions (Note 3)      VR Supply Voltage to GND      Supply Input Voltage, VCC      Junction Temperature Range	4.5V to 24V 4.5V to 5.5V –40°C to 125°C

### **Electrical Characteristics**

 $(V_{CC} = 5V, typical values are referenced to T_J = 25^{\circ}C, Min and Max values are referenced to T_J from -40^{\circ}C to 125^{\circ}C, unless$ other noted)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Supply Voltage Range	Vcc		4.5		5.5	V
Controller Supply Current	Ivcc	VCC = 5V Both EN = L, no switching	8	11.5	15	mA
VCC Power ON Peact (POP)	VCC_POR_R	Rising edge	4.2	4.3	4.4	V
VCC Power-ON Reset (POR)	ΔVCC_POR_F_HYS	Falling edge hysteresis	150	190	230	mV
VCC Power-ON Reset for NVM	VCC_POR_NVM_R	Rising edge		3.2	3.6	V
(POR_NVM)	VCC_POR_NVM_F	Falling edge	2.6	2.8		V
VIN						
Sensing Power Stage Input Voltage Divider Range	VIN		1.1		3	V
TON						
Sensing Power Stage Input Voltage Range	VTON		4.5		17	V



Parameter		Symbol	Test Conditions	Min	Тур	Max	Unit
EN				I			
VR Enable Threshold	Logic-High	VIH_EN		0.7			V
VR Disable Threshold	Logic-Low	VIL_EN			I	0.6	V
Leakage Current of	EN	ILEAK_EN		-1	-	1	μΑ
SETx, VBOOTx							
Current Source from and VBOOTx pins	n SETx pins	ISET	V(SET) = 1.6V	77	80	83	μΑ
I2C_SCL, I2C_SDA	. I/O						
I2C_SCL/I2C_SDA	Logic-High	VIH_I2C		1		-	V
Threshold	Logic-Low	VIL_I2C				0.6	V
Leakage Current of I2C_SCL/I2C_SDA		ILEAK_I2C	I2C_SCL/SDA = H	-1		1	μА
Active Low Voltage	of I2C_SDA	VI2C_SDA	I <sub>I2C_SDA</sub> = 10mA	0.04		0.13	V
PMBus Interface T	iming Chara	cteristics					
SCL Clock Rate		fscL		10		1000	kHz
Hold Time (Repeate Condition.	ed) Start	thd;sta		0.26			μS
Low Period of the S	CL Clock	tLOW		0.5			μS
High Period of the S	CL Clock	thigh		0.6		50	μS
Set-Up Time for a R START Condition	epeated	tsu;sta		0.26			μS
Data Hold Time		thd;dat		0			ns
Data Set-Up Time		tsu;dat		50			ns
Set-Up Time for STO	OP	tsu;sto		0.26			μs
Bus Free Time Betw STOP and START C		tBUF		0.5			μS
I2C_SCL/I2C_SDA	Rise Time	t <sub>R</sub>				120	ns
I2C_SCL/I2C_SDA	Fall Time	tF				120	ns
RESET#							
RESET#	Logic-High	VIH_RESET		0.8			V
Threshold	Logic-Low	VIL_RESET				0.4	V
TSENx							
Input Voltage Range	Input Voltage Range			0		2	V
ISENxN							
Common Mode Volt	age Range	VISENXN	_	1.19	1.32	1.45	V
Current Sensing A	mplifier						
Impodence of Deciti	vo locut	RISENxP	I-type SPS	1			МΩ
Impedance at Positi	ve mput	RISENxP	V-type SPS	4.25	5	5.75	kΩ

Copyright © 2024 Richtek Technology Corporation. All rights reserved.

RICHTEK is a registered trademark of Richtek Technology Corporation.



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Current Conce Input Voltage	VCSIN_V-type SPS	Differential voltage range of current sense input. (VCSIN = ISENxP - ISENxN)	-40		400	m\/
Current Sense Input Voltage	VCSIN_I-type SPS	Differential voltage range of current sense input. (VCSIN = ISENxP - ISENxN)	-10		100	mV
Current Sense Gain Error	Amirror	Internal current mirror gain of per phase current sense. (AMIRROR = IMONx / ICS,PERx)	0.95	1	1.05	A/A
PWM Output	•					
PWM_VCC	VPWM_VCC		3	3.3	3.6	V
PWM Driving Capability						
PWM Source Resistance	R <sub>P</sub> WM_SRC			30		Ω
PWM Sink Resistance	RPWM_SNK			10		Ω
VR_READYx			l		1	
Output Voltage Low of VR_READY	Vol_vr_ready	IVR_READY = 10mA		0.13	0.2	V
SMBALERT#, VR_HOT#						
Output Voltage Low of SMBALERT#/VR_HOT#	Vol_smbalert# Vol_vr_hot#	ISMBALERT# = 10mA IVR_HOT# = 10mA			0.13	V
Leakage Current of SMBALERT#/VR_HOT#	ILEAK_SMBALERT# ILEAK_VR_HOT#	SMBALERT# = H VR_HOT# = H	-1		1	μΑ
TON Setting						
ON-Time Setting	Ton	VIN = 12V, VID = 1V, freq. = 410kHz, kTON = 1		208		ns
DAC Voltage Characteristics						
DAC Voltage Range	DAC		0.25		1.516	V
		VID = 1.516V, 1.2V, 1V, 0.746V; TJ from -10°C to 125°C	-1		1	0.4
DAC Voltage Accuracy	DAC(acc)	VID = 1.516V, 1.2V, 1V, 0.746V ; TJ from -40°C to 125°C	-1.3 1.3		%	
Telemetry for VOUT/IOUT/Tem	perature	•			<u>.                                      </u>	
	Mvout	Range by VID Setting	0		1.516	V
Output Voltage Measurement	Mvour(acc)	Accuracy	-10		10	LSB
		+				

DSQ8825-01 February 2024




Parameter		Symbol	Test Conditions	Min	Тур	Max	Unit
		Мюшт	Range	0		416	Α
		Marian	Accuracy, I <sub>OUT</sub> ≤ 120A	-4.5		4.5	LSB
Output Current Mea	asurement	MIOUT(acc)	Accuracy, IOUT > 120A	-5		5	%
		MIOUT(Isb)	Bit Resolution		1		Α
		M <sub>temp</sub>	Range	-75		175	
Temperature Meas	urement	Mtemp(acc)	Accuracy	-4		4	°C
		Mtemp(lsb)	Bit Resolution		1		
Protections			•				
Sensing Input	VIN_ON	VIN_ON	Programmable range, 10 different settings	1.2		3	V
Voltage Divider	_	VIN_ON(acc)	Accuracy	-1.5		1.5	%
Under-Voltage Lockout (UVLO)	VIN_OFF	VIN_OFF	Programmable range, 10 different settings	1.1		2.9	V
		VIN_OFF(acc)	Accuracy	-1.5		1.5	%
OVD Throphold Age	ouroov.	Vov	VID ≥ 1V	-1.5		1.5	%
OVP Threshold Acc	uracy	Vov(acc)	VID < 1V	-15		15	mV
Debounce Time of	All OVP	DT_OVP			0.5		μS
LIVD Throohold Age	NI KOOM	Ving	VID ≥ 1V	-1.5		1.5	%
UVP Threshold Acc	uracy	VUV(acc)	VID < 1V	-25		25	mV
Debounce Time of	UVP	DT_UVP			3		μS
Slow OCP Thresho	Slow OCP Threshold Accuracy			-3.5		3.5	%
Fast OCP Threshold Accuracy		IFAST_OC(acc)	(Note 5)	-5		5	%
OT_FAULT Threshold Accuracy		TOT_FAULT(acc)		-4		4	°C
OT_WARNING Thr Accuracy	OT_WARNING Threshold Accuracy			-4		4	°C
SPS FAULT Thresh	nold	VSPS_FAULT	Driver Fault Comp. Threshold	2	2.2	2.24	V

- Note 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2. Devices are ESD sensitive. Handling precautions are recommended.
- Note 3. The device is not guaranteed to function outside its operating conditions.
- Note 4. For more information about thermal parameters, see the Application and Definition of Thermal Resistances report,
- Note 5. Not subject to production test verified by design and/or characterization.




### **Typical Application Circuit**





<sup>\*</sup> An optional resistor for I-type SPS that suggestion is  $249\Omega$ 





### **Typical Operating Characteristics**




















Copyright © 2024 Richtek Technology Corporation. All rights reserved.

**RICHTEK** 

is a registered trademark of Richtek Technology Corporation.

DSQ8825-01 February 2024 www.richtek.com








### Dynamic-VID Up with Slow SR (1mV/µs) VIN = 12VVID = 0.6 to 1.2V $SR = 1mV/\mu s$ **VSENA** (200mV/Div) VR\_READYA (3V/Div) SMBALERT# (3V/Div) PWMA1 (3V/Div)≥

Time (200µs/Div)


### Dynamic-VID Down with Slow SR (1mV/µs) VIN = 12V, VID = 1.2 to 0.6V, $SR = 1mV/\mu s$ **VSENA** (200mV/Div) VR\_READYA (3V/Div) SMBALERT# (3V/Div) PWMA1 (3V/Div) Time (200µs/Div)





























RICHTEK


is a registered trademark of Richtek Technology Corporation.







































served. RICHTEK

is a registered trademark of Richtek Technology Corporation.












# Dynamic-VID Up with Slow SR (1mV/µs) VIN = 12V,




### Dynamic-VID Down with Slow SR (1mV/µs)




### Dynamic-VID Up with Fast SR (16mV/µs)











RICHTEK

is a registered trademark of Richtek Technology Corporation.


Copyright © 2024 Richtek Technology Corporation. All rights reserved.


February 2024


DSQ8825-01


www.richtek.com




























February 2024



### **Application Information**

Richtek's component specification does not include the following information in the Application Information section. Thereby no warranty is given regarding its validity and accuracy. Customers should take responsibility to verify their own designs and reserve suitable design margin to ensure the functional suitability of their components and systems.

The RTQ8825 includes two voltage rails: a 3/2/1/0 phase synchronous buck controller, the rail A, and a 2/1/0 phase synchronous buck controller, the rail B. The RTQ8825 uses an ADC to implement all kinds of settings to save total pin number for easy use and increase PCB space utilization. The RTQ8825 is used in networking or telecom system.

### **Startup Configuration**

The RTQ8825 is the state-machine based power management. Figure 2 shows the state-machine. Operation is controlled by application specific configuration settings loaded into control registers. For typical applications, the control registers are preprogrammed at the factory and stored in the on-chip nonvolatile memory (NVM). However, control registers can also be reprogrammed in the field via the serial communication PMBus and stored into the NVM.




Figure 2. State-Machine

### **Power-ON Configuration**

Supply a single +5.0V (VCC) to the RTQ8825 to start power-on. Figure 3 shows the power-on timings. NVM loading of the RTQ8825 begins after VCC crosses its rising VCC\_POR\_NVM threshold. When POR\_NVM conditions are met, RTQ8825 will download NVM into the control registers. RTQ8825 operation is initialized while VCC exceeds VCC\_POR threshold. Note that power on during OTP & SPS\_Fault condistions, RTQ8825 will start from initialization after OTP & SPS\_Fault are cleared. During this period, the internal 3.3V LDO is enabled, and the PWM outputs are held in high impedance (Hi-Z) state to ensure the SPS remain



off. Allowing board pull-down resistors sets the correct default levels for static input signals, such as the I2C address, enabling load-line, SPS type and VBOOT (SET1, SETA1, SETB1, VBOOTAx and VBOOTBx). The maximum time from VCC exceeds VIN\_POR threshold to initialization end is 5ms. When VCC and VIN satisfy their respective voltage conditions, the controller is in its shutdown state. It will transition to its active state and begin soft-start when the state of EN or OPERATION Command start-up. Note that SPS\_VCC is strongly suggested to be ready before the RTQ8825\_VCC exceeds VCC\_POR threshold.




Figure 3. Power-ON Timings

#### Initialization

During the Initialization state, the RTQ8825 measures the external temperatures, input voltage, and executes the various calibration routines within the IC. To properly set the boot-up voltage, resistors with 1% tolerance must be connected from the VBOOTA0/B0, VBOOTA1/B1 and VBOOTA2/B2 pins to ground. Table 1 shows the boot-up voltage. To properly set the PMBus address(7-bit addressing), SPS type of rail A

and enabling load-line function of rail A, resistors with 1% tolerance must be connected from the SETA1 and SET1 pins to ground. Table 2 shows the PMBus address, SPS type of rail A and enabling load-line function of rail A. To properly set the SPS type of rail B and enabling load-line function of rail B, resistors with 1% tolerance must be connected from the STEB1 pin to ground. Table 3 shows the SPS type of rail B and enabling load-line function of rail B.

RICHTEK



Table 1. The Boot-up Voltage

VBOOTA2 VBOOTB2	VBOOTA1 VBOOTB1	VBOOTA0 VBOOTB0	VBOOT(V)	
0Ω	0Ω	0Ω 0Ω		
0Ω	0Ω	16.9kΩ	0.625	
0Ω	0Ω	31.6kΩ	0.648	
0Ω	16.9kΩ	0Ω	0.672	
0Ω	16.9kΩ	16.9kΩ	0.695	
0Ω	16.9kΩ	31.6kΩ	0.719	
0Ω	31.6kΩ	0Ω	0.742	
0Ω	31.6kΩ	16.9kΩ	0.766	
$\Omega$	31.6kΩ	31.6kΩ	0.789	
16.9kΩ	0Ω	0Ω	0.813	
16.9kΩ	0Ω	16.9kΩ	0.836	
16.9kΩ	0Ω	31.6kΩ	0.859	
16.9k Ω	16.9kΩ	0Ω	0.883	
16.9k Ω	16.9kΩ	16.9kΩ	0.906	
16.9k Ω	16.9kΩ	31.6kΩ	0.930	
16.9k Ω	31.6kΩ	0Ω	0.953	
16.9k Ω	31.6kΩ	16.9kΩ	0.977	
16.9k Ω	31.6kΩ	31.6kΩ	1.000	
31.6k Ω	0Ω	0Ω	1.023	
31.6k Ω	0Ω	16.9kΩ	1.047	
31.6k Ω	0Ω	31.6kΩ	1.070	
31.6k Ω	16.9kΩ	0Ω	1.094	
31.6k Ω	16.9kΩ	16.9kΩ	1.117	
31.6k Ω	16.9kΩ	31.6kΩ	1.141	
31.6k Ω	31.6kΩ	0Ω	1.164	
31.6k Ω	31.6kΩ	16.9kΩ	1.188	
31.6k Ω	31.6kΩ	31.6kΩ	1.211	



Table 2. The PMBus Address (7-bit format), SPS Type of rail A and Enabling Load-Line Function of Rail A

SETA1	SET1	SPS Type	Load- line	PMBus Address	SETA1	SET1	SPS Type	Load- line	PMBus Address
	Ω0			68		0Ω			70
	$6.19$ k $\Omega$			69		6.19kΩ			71
	$9.09 \mathrm{k}\Omega$			6A		9.09kΩ			72
01:0	12.4kΩ		noll	6B	16 EkO	12.4kΩ		noll	73
0kΩ	16.5k $Ω$		no LL	6C	16.5kΩ	16.5kΩ		no LL	74
	21.5kΩ			6D		21.5kΩ	V 4		75
	27.4kΩ			6E		27.4kΩ			76
	35.7k $\Omega$	V tuno		6F		35.7kΩ			77
	0Ω	V-type		68		0Ω	V-type		70
	$6.19$ k $\Omega$			69		6.19kΩ			71
	$9.09 \mathrm{k}\Omega$			6A		9.09kΩ			72
6 1040	12.4kΩ		LL*	6B	24 510	12.4kΩ			73
6.19kΩ	16.5k $Ω$		LL"	6C	21.5kΩ	16.5kΩ		LL*	74
	21.5kΩ			6D		21.5kΩ			75
	27.4kΩ			6E		27.4kΩ			76
	35.7kΩ			6F		35.7kΩ			77

SETA1	SET1	SPS Type	Load- line	PMBus Address	SETA1	SET1	SPS Type	Load- line	PMBus Address
	0Ω	-		68		0Ω			70
	$6.19$ k $\Omega$			69		6.19kΩ			71
	$9.09$ k $\Omega$			6A		9.09kΩ			72
9.09kΩ	12.4k $\Omega$		no LL	6B	27.4kΩ	12.4kΩ		no LL	73
9.09K12	16.5k $Ω$		HO LL	6C	27.4K12	16.5kΩ		110 LL	74
	21.5kΩ			6D		21.5kΩ	2 I-type		75
	27.4kΩ			6E		27.4kΩ			76
	35.7kΩ	Ltuno		6F		35.7kΩ			77
	$\Omega$	I-type		68		0Ω			70
	$6.19$ k $\Omega$			69		6.19kΩ			71
	$9.09$ k $\Omega$			6A		9.09kΩ			72
12.4kΩ	12.4k $\Omega$		LL*	6B	35.7kΩ	12.4kΩ		114	73
12.4K12	16.5k $Ω$		LL	6C	33.7 KL2	16.5kΩ		LL*	74
	21.5kΩ			6D		21.5kΩ			75
	27.4kΩ			6E		27.4kΩ			76
	35.7k $\Omega$			6F		35.7kΩ			77

<sup>\*</sup>The Ai-gain for LL is set by MFR\_Load\_Line\_DDh[[1:0].

SETB1 pin	SPS Type	Load-line	
0Ω	V type	no LL	
6.19kΩ	V-type	LL*	
9.09kΩ	Ltuno	no LL	
12.4kΩ	I-type	LL*	
16.5kΩ	\/ tvpo	no LL	
21.5kΩ	V-type	LL*	
27.4kΩ	Ltypo	no LL	
35.7kΩ	I-type	LL*	

Table 3. The SPS type of Rail B and Enabling Load-Line Function of Rail B

### Inactive State and Ton\_Delay

Upon completion of the Initialization process, the RTQ8825 will enter the Inactive State. Before the system can be started, the RTQ8825 will verify that the following conditions are satisfied:

- 1. VCC is valid: The voltage applied to VCC must exceed VIN\_POR for the internal power valid signal to be asserted. Otherwise, RTQ8825 will be shutdown.
- 2. No shutdown faults are asserted.
- 3. VIN is valid: The voltage applied to VIN must exceed VIN\_ON threshold for the internal VIN valid signal to be asserted. Otherwise, a VIN UVLO fault will be issued.
- 4. EN is asserted: It is recommended that EN be asserted only after VCC and VIN are ready.

Once the above startup conditions are satisfied, the RTQ8825 will wait for a programmable period of time (TON\_DELAY) before ramping up the output voltage. TON\_DELAY can be adjusted from 0ms to 51.0ms in 0.25ms increments.

#### Soft-Start (Ton\_Rise)

Prior to entering the Active Regulation state, the RTQ8825 performs a controlled, monotonic soft-start ramp of the voltage output. At the onset of soft-start, the RTQ8825 will perform a pre-bias condition measurement of the output voltage. The RTQ8825 will set the initial startup ramp voltage at the appropriate level so that it will not sink current from the pre-biased output. Soft-start is performed by actively regulating the output voltage while digitally ramping up a DAC

reference voltage from the measured pre-biased voltage to its final target value. After the regulator completes the initial output ramp to the Vboot voltage in the TON\_RISE time, it enters the Active Regulation state and the VR\_READY pin is asserted indicating after  $80\mu s$ .

### **Active Regulation**

The RTQ8825 doesn't need a complex type III compensator to optimize control loop performance. It can adopt a type II compensator (one pole, one zero) in the G-NAVP<sup>TM</sup> topology to achieve the best performance in load-transient test. The one pole and one zero compensator is shown in Figure 4. REA2/REA1 is ERROR AMP gain and is suggested within 2.5~3.5 for better transient response.




Figure 4. Type II Compensator

#### **Shutdown**

The Shutdown state can be entered from either Soft Start or Active Regulation states through user intervention (de-asserting EN) or through a detected fault including over-temperature, over-current, input under-voltage, output over-voltage, output under-

<sup>\*</sup>The Ai-gain for LL is set by MFR\_Load\_Line\_DDh[[1:0].

voltage and SPS fault conditions. For cases where the shutdown is caused by a fault, the resultant shutdown response is always Hi-Z where the output stage power FETs are immediately switched off. Once the RTQ8825 enters the shutdown state, the IC will be transformed to the inactive state.

### **Maximum Active phases Number**

The number of active phases is determined by ISENxP voltages. Normally, the RTQ8825 operates as a 3+2-phase PWM RTQ8825. Connecting directly or tie  $0\Omega$  from ISENA3P pin to VCC programs 2-phase operation on rail A, and connecting directly or tie  $0\Omega$  from ISENA2P pin to VCC programs 1-phase operation on rail A. The unused ISENxN pins and PWM pins can be floating.




Figure 5. Disable the third phase of rail A

#### Rail Disable

Connect directly or tie  $0\Omega$  from ISENA1P to VCC to disable rail A. Connect directly or tie  $0\Omega$  from ISENB1P to VCC to disable rail B. The unused ISENxN pins and PWM pins can be floating.

### **AC-droop**

The RTQ8825 builds in AC-droop feature, and the output voltage is determined only by VID and does not vary with the loading current like load-line system behavior. The AC-droop to effectively suppress load transient ring back and to control overshoot. Figure 6 shows the condition without AC-droop control. The output voltage without AC-droop control has extra ring back  $\Delta V2$  due to C area charge. Figure 7 shows the condition with AC-droop control. While loading occurs, the RTQ8825 will temporarily change VID target to short-term voltage target. Short-term voltage target is related to transient loading current  $\Delta I_{CC}$  and can be represented as the follows :

Short\_Term\_Voltage\_Target=VID- $\Delta I_{CC} \times R_{LL}$ 

The setting method of R<sub>LL</sub> is the same as loadline system. The short-term voltage target reverts to VID target slowly after a period of time. The short-term voltage target can help inductor current not to exceed loading current too much and then the ring back  $\Delta V2$  can be suppressed. The overshoot amplitude is reduced to only  $\Delta V3$ .




Figure 6. Without AC-droop Control




Figure 7. with AC-droop Control



### Load-line (RLL)

An output voltage load-line (Adaptive Voltage Positioning) are specified in CPU VR for power saving and output capacitance reduction. The characteristic of load-line is that the output voltage decreases by an amount proportional to the increasing loading current, i.e. the slope between output voltage and loading current (RLL) is shown in Figure 8. Figure 9 shows how the voltage and current loop parameters of RTQ8825 to achieve load-line. The detailed equation is described as below:

Copyright © 2024 Richtek Technology Corporation. All rights reserved.

For voltage type SPS:

$$RLL = \frac{Current\ Loop\ Gain}{Voltage\ Loop\ Gain} = \frac{5mV}{1A} \times \frac{Ai}{REA2} \times \frac{5}{4}$$

For current type SPS:

$$R_{LL} = \frac{Current\ Loop\ Gain}{Voltage\ Loop\ Gain} = \frac{5\mu A}{1A} \times \frac{Ai}{REA2} \times 1250\Omega$$

Ai is current gain.  $\frac{R_{EA2}}{R_{EA1}}$  is ERROR AMP gain and suggested within 2.5~3.5 for better transient response. RLL can be programmed by Ai and  $\frac{R_{EA2}}{R_{EA1}}$ . Ai can be selected by MFR\_Load\_Line (DDh) register.




Figure 8. Load-Line (Droop)




Figure 9. Voltage Loop and Current Loop for Load-line

DSQ8825-01 February 2024 www.richtek.com

31



### **Dynamic VS (DVS) Compensation**

During VOUT transition, an extra current is required to charge output capacitor for increasing voltage. The charging current approximates to the product of the DVS slew rate and output capacitance. For droop system, the extra charging current induces extra voltage droop so that the output voltage cannot reach target within the specified time. The extra voltage drop approximates to DVS Slew Rate x Output Capacitance x RLL (RLL is the load-line slope,  $\Omega$ ). This phenomenon is called droop effect. How charging current affects loop is illustrated in Figure 10. DVS compensation function

is shown in Figure 11. An internal current IDVS\_LIFT is sinking internally from FB pin to generate DVS compensation IDVS\_LIFT x REA1. IDVS\_LIFT can be set via MFR\_DVS\_Compensate (DCh) register. For different scale of DVS SR, IDVS\_LIFT is internally adjusted. Compensating magnitude can also be adjusted by REA1. While DAC just arrives target, inductor current is still high and needs a time to settle down to the DC loading current. ERROR AMP compensation (resistance and capacitance network among VSEN, FB and COMP) also affects DVID behavior. The final setting should be based on actual measurement.




Figure 10. Droop Effect in VOUT Transition




Figure 11. DVS Compensation



### **Differential Remote Sense Setting**

The VR provides differential remote-sense inputs to eliminate the effects of voltage drops along the board traces, SOC internal power routes and socket contacts. The SOC contains on-die sense pins, VCC\_SENSE and VSS\_SENSE. The related connection is shown in Figure 12. The DAC voltage is referred to RGND to provide accurate voltage at remote SOC side. While SOC is not mounted on the system, two resistors of typical  $100\Omega$  are required to provide output voltage feedback.




Figure 12. Remote Sensing Circuit

### **Switching Frequency**

The topology G-NAVP<sup>TM</sup> (Green Native AVP) is one kind of current-mode constant on-time control. It generates an adaptive TON (PWM) with input voltage (VIN) for better line regulation. The TON is also adaptive to DAC voltage. For DAC < 0.6V application, the adaptive TON is based on constant current ripple concept for better output voltage ripple size control. For DAC ≥ 0.6V application, the adaptive TON is based on constant frequency concept for better efficiency performance. Figure 13 is the conceptual chart showing the relationships between switching frequency vs DAC and current ripple vs DAC. The RTQ8825 provides a parameter setting of kton to design TON width. The kton is set via MFR\_Kton (D7h) register.

The equations of TON are listed as below:

DAC  $\geq$  0.6V,

$$T_{ON}$$
=2.2634 $\mu$ ×  $\frac{DAC}{k_{TON}$  ×  $(V_{IN}$ -0.6 $V)}$  +10ns

0.3 < DAC < 0.6V,

$$T_{ON} = 1.3584 \mu \times \frac{1}{k_{TON} \times (V_{IN} - DAC)} + 10 \text{ns}$$

 $DAC \leq 0.3V$ ,

$$T_{ON}$$
=1.3584 $\mu$ × $\frac{1}{k_{TON}$ × $(V_{IN}$ -0.3)+10ns

The switching frequency can be derived from TON as shown as below. The losses in the main power stage and driver characteristics are considered.

$$Freq = \frac{DAC + \frac{I_{CC}}{N} \times (DCR + \frac{R_{ONLS,max}}{n_{LS}} - N \times R_{LL})}{\left[V_{IN} + \frac{I_{CC}}{N} \times \left(\frac{R_{ONLS,max}}{n_{LS}} - \frac{R_{ON_{HS,max}}}{n_{HS}}\right)\right] \times \left(T_{ON} - T_D + T_{ON, VAR}\right) + \frac{I_{CC}}{N} \times \frac{R_{ON_{LS,max}}}{n_{LS}} \times T_D}$$

DAC : DAC voltage
VIN : input voltage
Icc : loading current
N : total phase number

 $R_{ON_{HS,max}}$ : maximum equivalent high-side RDS(ON) nHs: number of high-side MOSFETs

R<sub>ON<sub>I S max</sub></sub>: maximum equivalent low-side RDS(ON)

nLs: number of low-side MOSFETs

 $\ensuremath{\mathsf{TD}}$  : summation of the high-side MOSFET delay time and rising time

TON, VAR: on-time variation value

DCR : inductor DCR RLL : loadline setting  $(\Omega)$ 

RICHTEK






Figure 13. Switching Frequency and Current Ripple with Different DAC

# Absolutely Quick Response (ABS\_QR) and Adaptive Quick Response(AQR)

The RTQ8825 provides Absolutely Quick Response (ABS\_QR) and Adaptive Quick Response (AQR) to optimize transient response for no load-line and loadline system respectively. Figure 14 shows the mechanism concept for Absolutely Quick Response (ABS\_QR) and Adaptive Quick Response (AQR). The output voltage is monitored at the VSEN pin. Absolutely Quick Response (ABS\_QR) is illustrated in Figure 14(a), the Vabs represents DAC minus ABS\_QR Threshold. Since output voltage does not change with loading during steady-state in no load-line system, RTQ8825 detects the absolute value of output voltage drop. While the absolute value of output voltage drop exceeds ABS\_QR\_threshold, an ABS\_QR\_TRIG signal is generated to turn on all PWMs at the same time, and ABS\_QR\_TRIG width is decided by the duration of output voltage drop exceeds ABS\_QR\_threshold.


In load-line system, ABS\_QR is not applicable because output voltage decreases with the increasing loading current. Instead of ABS\_QR, RTQ8825 provides Adaptive Quick Response (AQR) which detects output voltage drop slew rate in Figure 14(b). While the slew rate exceeds the AQR threshold, AQR\_TRIG signal is generated until output voltage slew rate significantly slows down. The output voltage slew rate transition also indicates that inductor current almost reaches the loading current. Under such mechanism, AQR\_TRIG width is adaptive to variable loading step. The AQR

starting trigger threshold equation is described as below:


AQR Starting Trigger Threshold = 
$$-4u \times \frac{dVSEN}{dt}$$

As ABS\_QR\_TRIG or AQR\_TRIG is triggered, PWM QR is generated by QR generation to force all PWMs turn on simultaneously in Figure 14(c). For ABS QR, PWM QR pulse width is decided by output voltage drop and maximum is adjustable by QR\_WD\_MAX(D8h[2:1]). For AQR, PWM\_QR pulse width is decided by slew rate of output voltage drop and maximum is adjustable by QR WD MAX(D8h[2:1]). The RTQ8825 also provides various ABS\_QR threshold via MFR ABS QR (DFh) register and AQR threshold via MFR AQR (D8h) register. Smaller threshold indicates larger ABS QR TRIG or AQR TRIG width. For ABS QR, to avoid triggering ABS QR in the steady-state, note that the threshold should be larger than output voltage ripple. For AQR, to avoid triggering AQR in the steady-state, note that the threshold should be larger than the falling slew rate of output voltage ripple and the falling slew rate of overshoot.






### (a). Absolutely Quick Response Mechanism



### (b). Adaptive Quick Response Mechanism



(c). Quick Response Block Diagram
Figure 14. Quick Response Mechanism


#### **Reset VOUT**


Without power cycling, the VOUT\_COMMAND value and the corresponding output voltage can be reset to the default value which is latched when the devices are powered up from VCC. When the RESET# pin is pulled low, the RTQ8825 sets the VOUT\_COMMAND value to the default value. Figure 15 shows the timing diagram for resetting the output voltage. When the RESET# pin is asserted low, after a short delay (greater than 2µs), the output voltage begins to transition from the current value to the default VOUT\_COMMAND the according the slew-rate set in VOUT\_TRANSITION\_RATE command. The reset selection MFR\_RESET VOUT mode in the \_RESPONSE\_Rail\_Fault\_Mode (DAh) register is set. The VOUT COMMAND value does not change to any

The VOUT\_COMMAND value does not change to any values programmed in the VOUT\_COMMAND register while the RESET# pin is held low.


DSQ8825-01 February 2024 www.richtek.com







(a). Mode 1: The output voltage begins to transition from the current value to the VBOOT value.



(b). Mode 2 : Rails be restarted. Figure 15. Output Voltage Reset

### **Output Voltage Discharge**

When the RTQ8825 is disabled through VIN, EN or PMBus OPERATION command both the high-side and low-side MOSFET are turned off. A discharge MOSFET connected between VSEN and GND is turned on to discharge the output voltage. The typical switch onresistance of this MOSFET is about  $40\Omega$ .

### Per Phase SPS Current Sense

To achieve higher efficiency, SPS current sense is accomplished by sensing each SPS IOUT output individually using a 1.32V common mode buffer ISENxN pin to provide biasing for the current sense signal. The


current sense lines should be run as differential pairs from the SPS back to the RTQ8825 on the same layer. Differential voltage range of current sense input (VCSIN = ISENxP - ISENxN) is -40mV to 400mV with V-type SPS and -10mV~100mV with I-type SPS individually through pin setting with SETA1 pin.

For V-type SPS, SPS IOUT output voltage represents current information at 5mV/A. To prevent VCSIN from exceeding current sense amplifier input range, 1R is internal closed through pin setting, as illustrated in Figure 16(a). The internal current sense input is 0.25 time of VCSIN through resistance divider.


RICHTEK

For I-type SPS, SPS IOUT output current represents current information at  $5\mu\text{A/A}$ . To prevent VCSIN from exceeding current sense amplifier input range, 1R is internal open through pin setting, and RIMON is suggested  $249\Omega$  that is must place at IC side, as illustrated in Figure 16(b).

The current signal ICS,PERx is mirrored for loadline controls current reporting and current balance. The mirrored current to IMONx is AMIRROR time ICS,PERx. AMIRROR is internal current mirror gain of per phase current sense (IIMON = AMIRROR × ICS,PERx, AMIRROR = 1).



(a). V-type SPS Current Sense Configuration



(b). I-type SPS Current Sense Configuration

Figure 16. SPS Current Sense Configuration

#### **Under-Voltage Lockout (UVLO)**

The RTQ8825 monitors the input voltage of power stage and controller using the VIN and VCC pins to detect an under-voltage condition.

The devices provide flexible user adjustment of the under-voltage lockout (UVLO) threshold and hysteresis for VIN. Two PMBus commands, VIN\_ON (35h) and VIN\_OFF (36h), allow the user to independently set turn on and turn off thresholds of these input voltages, with a minimum of 1.1V turn off to a maximum 3V turn on. Note that VIN pin must be connected to +12V supply

through a resistor divider. While the VIN falls below VIN\_OFF(36h) threshold, the VIN\_UVLO fault is triggered. The device will de-assert VR\_READY, assert SMBALERT#, STATUS\_INPUT[3] is set to 01h and turns off both the high-side and low-side MOSFET to stop power conversion immediately.

While the VCC falls below (VCC\_POR\_R – ΔVCC\_POR\_F\_HYS), the VCC\_UVLO fault is triggered. The device will shutdown and PWM will be Hi-Z state and PMBus registers will be invalid. For more information, see Table 4.

RICHTEK



# Thermal Monitoring and Over-Temperature Protection (OTP)

The RTQ8825 support integrated power stages with dedicated temperature monitors. The VR\_HOT# pin indicates the temperature status of the voltage regulator. The VR\_HOT# pin is an open-drain output and an external pull-up resistor is required. The VR\_HOT# signal can be used to inform the system that the temperature of the voltage regulator is too high and the load should reduce its power consumption. VR\_HOT# only indicates a thermal warning, not a fault. The RTQ8825 asserts VR\_HOT and SMBALERT#, and PWM maintains control of FETs while OT\_WARNING is triggered.

The OT\_FAULT\_LIMIT (4Fh) register set the over-temperature threshold and the MFR\_VR\_HOT\_Hys (D9h) register set the VR\_HOT# hysteresis. If temperature drops below OT warning condition minus hysteresis and then VR\_HOT# de-asserts. The OTP is triggered and turns off both the high-side and low-side MOSFET. Figure 17 shows the thermal warning to VR\_HOT# and Figure 18 shows the over-temperature fault to shutdown. There are three kinds of OTP Fault response: Latch-off, Restart, and Ignore. That can be set through the OT\_FAULT\_RESPONSE (50h) register. Table 4 summarizes the Fault Protection Responses scheme.




Figure 17. Thermal Warning

# Slow Over-Current Protection (SLOW\_OCP)

The RTQ8825 calculate total current by summing of phase currents from all active phases. The IOUT\_SLOW\_OC\_FAULT\_LIMIT (46h) register sets the over total current threshold and the SLOW\_OC\_DLY\_Time (D6h[1:0]) register sets the SLOW\_OC delay time =  $20\mu s/32\mu s/44\mu s/56\mu s$ . It is recommended that the SLOW\_OCP threshold be set at number of active phases multiplied by the current handling capability of the power stage. The SLOW\_OCP is masked during




Figure 18. Over-temperature Fault

VOUT transition period and 80us after VOUT settles. The RTQ8825 de-assert VR\_READY, asserts SMBALERT# and turns off both the high-side and low-side MOSFET while SLOW\_OCP is triggered. Figure 19 shows the over-Slow Over-Current Fault to shutdown. There are three kinds of SLOW\_OCP Fault response: Latch-off, Restart, and Ignore. That can be set through the IOUT\_SLOW\_OC\_FAULT\_RESPONSE (47h) register. Table 4 summarizes the Fault Protection Responses scheme.




Figure 19. Slow Over-Current Fault SLOW\_OC\_DLY\_Time (D6h[1:0]=01)

#### Fast Over-Current Protection (FAST\_OCP)

The RTQ8825 provide Fast Over-Current Protection (FAST\_OCP) in soft-start state within 2us delay, ex: short then power on, hiccup, during VOUT transition period etc. The IOUT\_FAST\_OC\_FAULT\_LIMIT (D6h[3:2]) register sets the value of the pre-phase output current, in Amps, that causes an fast over-current fault condition. It is recommended that the FAST\_OCP threshold(per-phase) be set above SLOW\_OCP threshold(sum) to protect the device not

destroyed from charging current or inrush current in soft-start state. The RTQ8825 de-assert VR\_READY, asserts SMBALERT# and turns off both the high-side and low-side MOSFET while FAST\_OCP is triggered. Figure 20 shows the Fast Over-Current Fault to shutdown. There are three kinds of FAST\_OCP Fault response: Latch-off, Restart, and Ignore. That can be MFR\_IOUT\_ through the FAST\_OC \_FAULT\_RESPONSE (E1h) register. Table summarizes the Fault Protection Responses scheme.




Figure 20. Fast Over-Current Fault (Output short then power on)



#### **Under-Voltage Protection (UVP)**

The RTQ8825 monitors the output voltage using the VSEN pin to detect an under-voltage condition. The VOUT\_UV\_FAULT\_LIMIT (44h) register set the under-voltage threshold. If the VSEN voltage drops below the UVP threshold with  $3\mu s$  debounce time. The RTQ8825 de-assert VR\_READY, asserts SMBALERT# and turns

off both the high-side and low-side MOSFET while UVP is triggered. The UVP is masked during VOUT transition period and 80us after VOUT settles. Figure 21 shows the over-current fault to shutdown. There are three kinds of UVP Fault response: Latch-off, Restart, and Ignore. That can be set through the VOUT\_UV\_FAULT\_RESPONSE (45h) register. Table 4 summarizes the Fault Protection Responses scheme.





Figure 21. Under-Voltage Fault

#### **Over-Voltage Protection (OVP)**


The RTQ8825 monitors the output voltage using the VSEN pin to detect an over-voltage condition. There are three kinds of OVP behaviors, and the OVP behavior can be set through the MFR\_OV\_Behavior (DBh) register. For the first OVP behavior, when OVP is triggered with 0.5µs filter time, the RTQ8825 de-asserts VR\_READY, asserts SMBALERT# and turns off both high-side and low-side power MOSFETs.


For the second OVP behavior, when OVP is triggered with 0.5µs filter time, the RTQ8825 de-asserts VR\_READY, asserts SMBALERT# and DAC voltage of the OVP rail will be slowly ramp down to 0V.

For the third OVP behavior, when OVP is triggered with 0.5µs filter time, the RTQ8825 de-asserts VR\_READY, asserts SMBALERT# and forces all PWMs low to turn on low-side power MOSFETs. The PWM remains low until the output voltage is pulled down below DAC. The OVP mechanism is shown in Figure 22. There are three kinds of OVP Fault response: Latch-off, Restart, and Ignore. That can be set through the VOUT\_OV\_FAULT\_RESPONSE (41h) register. Table 4 summarizes the Fault Protection Responses scheme.



RICHTEK





(c). The Third OVP Behavior (Turn on the low-side MOSFET) Figure 22. Over-Voltage Fault

#### **SPS Fault**

The RTQ8825 supports integrated power stages with SPS Fault. The SPS (Smart Power Stage) will pull the temperature reporting pin (TSENA/B) high when a driver fault is detected by the integrate power stage. The RTQ8825 de-asserts VR READY, SMBALERT# and turns off both high-side and low-side power MOSFETs while TSENA/B exceeds Driver Fault Comp threshold. Then, RTQ8825 restarts after both 100ms and SPS Fault = L. Driver faults include overcurrent, over-temperature, high-side FET short, and low-side FET short etc. Table 4 summarizes the Fault Protection Responses scheme.

#### **Telemetry for VOUT/IOUT/Temperature**

The RTQ8825 supports the telemetry function for VOUT/IOUT/Temperature.

The device continually digitizes the sensed output voltage from differential voltage sense input (VSEN and RGND), and averages it to reduce measurement noise. Using the MFR\_VOUT\_RPT\_GAIN (E0h) command to cancel IR drop affect to improve accuracy of VOUT reporting. Then the current value is stored in the READ\_VOUT (8Bh) register.

The device continually digitizes the sensed the corresponding channel current, and averages sumcurrent to reduce measurement noise. VISENXP - ISENXN voltage represents current information at 5mV/A. Using the IOUT CAL OFFSET (39h) command to null out any offset current in Amps, and use MFR\_IOUT\_CAL\_GAIN

RICHTEK is a registered trademark of Richtek Technology Corporation. Copyright © 2024 Richtek Technology Corporation. All rights reserved.



(DEh) command to calibration for the READ\_IOUT (8Ch) result by removing systematic errors related to board layout after assembly. Then the current value is stored in the READ\_IOUT (8Ch) register.

The device continually digitizes the sensed the corresponding channel temperature from temperature output pin of SPS (TSEN), and averages it to reduce measurement noise. VTSEN voltage represents temperature information at 8mV/°C + 0.6V. Then the current value stored READ\_TEMPERATURE\_1 (8Dh) register.

#### **Fault Protection Responses**

Table 4 summarizes the various fault protections and associated responses.

**Table 4. Fault Protection and Response Summary** 

FAULT or WARN	PMBus PROGRAMMING	FAULT RESPONSE	FET BEHAVIOR	ACTIVE DURING TON_RISE(+80us)	DURING ACTIVE Regulation	SMBALERT#	VR_READY
	VIN_ON(35h)				_	Low	
VIN UVLO	VIN_OFF(36h)	Shutdown	Both FETs off	Yes	Yes	(After VIN > VIN_ON)	Low
		Latch-off	High-side FET is OFF, low- side FET response is configured by MFR_OV_Behavior[1:0]: OFF/ turn-on for soft- shutdown/ turn-on till VOUT=0V			Low	Low
OVP	OV_FAULT _LIMIT(40h)	Restart	High-side FET is OFF, low- side FET response is Yes Yes configured by MFR OV Behavior[1:0]:		Yes	Low	Low
		Ignore	PWM maintains control of FETs			Low	High
UVP	UV_FAULT _LIMIT(44h)	Latch-off Restart	Both FETs are off Both FETs are off, then restart after 100ms + TON_DELAY	No	Yes	Low	Low
		Ignore	PWM maintains control of FETs			Low	High
SLOW_OCP	IOUT_SLOW_OC _FAULT_LIMIT(46h)	Latch-off Restart	Both FETs are off  Both FETs are off, then restart after 100ms + TON DELAY	No	Yes	Low	Low
		Ignore	PWM maintains control of FETs			Low	High
IOUT_FAST_OC  FAST_OCP	Latch-off Restart	Both FETs are off Both FETs are off, then restart after 100ms + TON_DELAY	Yes	Yes	Low	Low	



FAULT or WARN	PMBus PROGRAMMING	FAULT RESPONSE	FET BEHAVIOR	ACTIVE DURING TON_RISE(+80us)	DURING ACTIVE Regulation	SMBALERT#	VR_READY
		Ignore	PWM maintains control of FETs			Low	High
		Latch-off	Both FETs are off				
ОТР	OT_FAULT _LIMIT(4Fh)	Restart	Both FETs are off, then restart after 100ms + TON_DELAY & OTP<"OTP_FAULT_LIMIT-15 degree"	Yes	Yes	Low	Low
		Ignore	PWM maintains control of FETs			Low	High
OT _WARNING	OT_WARN _LIMIT(51h)	VR_HOT# assert	PWM maintains control of FETs	Yes	Yes	Low	High
SPS FAULT	X	Restart	Both FETs are off, then restart after 100ms + TON_DELAY & SPS_FAULT=L	Yes	Yes	Low	Low

#### **PMBus Operation**

The RTQ8825 PMBus slave address is pin selectable using the SET1 and SETA1 pin and resistor value described in Table 2. For the RTQ8825, pages 0x00 and 0x01 correspond to rail A and rail B, respectively, in this device. The PMBus slave address is the 7-bit format addresses. The PMBus data formats follow PMBus specification version 1.3.

#### **PMBus Protocol**

PMBus Packet Protocol Diagram Element Key

S: Start Condition

A: Acknowledge ("0")

NA: Not Acknowledge ("1")

Rd: Read ("1")

Wr: Write ("0") Send Byte Protocol


Sr: Repeated Start Condition PEC: Packet Error Checking

P: Stop Condition


■ Slave to Master

☐ Master to Slave

#### Send Byte Protocol




#### Write Byte Protocol




RICHTEK




Write Word Protocol



#### Read Byte Protocol




#### Read Word Protocol



#### **Block Read Protocol**



Alert Response Address (ARA) Protocol





#### **Supported PMBus Commands**

	Command Code/Name	Description	Туре	PAGED	Default Value	NVM
00h	PAGE	Channel or page currently selected for any command that supports paging.	R/W Byte	No	0x00	No
01h	OPERATION	Operating mode control.	R/W Byte	Yes	0x00	Yes
02h	ON_OFF_CONFIG	EN pin and PMBus bus on/off command configuration.	R/W Byte	Yes	0x16	Yes
03h	CLEAR_FAULTS	Clears all fault status registers to 0x00 and releases SMBALERT#.	Send Byte	Yes	N/A	No
10h	WRITE_PROTECT	Level of protection provided by the device against accidental changes.	R/W Byte	No	0x00	Yes
15h	STORE_USER_ALL	Stores all current storable register settings into EEPROM as new defaults.	Send Byte	No	N/A	No
16h	RESTORE_USER_ALL	Restores all storable register settings from EEPROM.	Send Byte	No	N/A	No
19h	CAPABILITY	Summary of PMBus optional communication protocols supported by this device.	R Byte	No	0xD0	No
20h	VOUT_MODE	Output voltage format and exponent. (linear, exponent = -9)	R Byte	Yes	0x17	No
21h	VOUT_COMMAND	Nominal output voltage set point.	R/W Word	Yes	Initial VBOOT	No
24h	VOUT_MAX	Sets the maximum output voltage.	R/W Word	Yes	0x0308 (1.516V)	Yes
27h	VOUT_TRANSITION_RATE	The rate of output voltage changes when VOUT commanded to a new value.	R/W Word	Yes	0xD040 (1mV/us)	Yes
2Bh	VOUT_MIN	Sets the minimum output voltage.	R/W Word	Yes	0x0080 (0.25V)	Yes
35h	VIN_ON	Sets value of input voltage at which the device should start power conversion.	R/W Word	No	0xD0B4 (2.8V)	Yes
36h	VIN_OFF	Sets value of input voltage at which the device should stop power conversion.	R/W Word	No	0xD087 (2.1V)	Yes
39h	IOUT_CAL_OFFSET	The IOUT_CAL_OFFSET command is used to compensate for offset errors in the READ_IOUT results and IOUT_SLOW_OC_FAULT_LIMIT & IOUT_FAST_OC_FAULT_LIMIT.	R/W Word	Yes	0x0000 (0A)	Yes
40h	VOUT_OV_FAULT_LIMIT	Output overvoltage fault limit.	R/W Word	Yes	0x03B2 (1.8V)	Yes
41h	VOUT_OV_FAULT_RESPONSE	Sets response to output overvoltage faults to latch-off, hiccup mode or ignore.	R/W Byte	Yes	0xB9	Yes
44h	VOUT_UV_FAULT_LIMIT	Output under-voltage fault limit	R/W Word	Yes	0x00B2 (0.3V)	Yes
45h	VOUT_UV_FAULT_RESPONSE	Sets response to output under-voltage faults to latch-off, hiccup mode or ignore.	R/W Byte	Yes	0xB9	Yes
46h	IOUT_SLOW_OC_FAULT_LIMIT	Output slow over-current fault limit.	R/W Word	Yes	Page 0 : 0x0070 (112A) Page 1 : 0x0055 (85A)	Yes
47h	IOUT_SLOW_OC_FAULT_RESPO NSE	Sets response to output slow over-current faults to latch-off, hiccup mode or ignore.	R/W Byte	Yes	0xB9	Yes
4Fh	OT_FAULT_LIMIT	Sets the value of the sensed temperature that causes an over-temperature fault condition.	R/W Word	Yes	0x0082 (130°C)	Yes
50h	OT_FAULT_RESPONSE	Sets response to over temperature faults to latch-off, hiccup mode or ignore.	R/W Byte	Yes	0xB9	Yes



	Command Code/Name	Description	Туре	PAGED	Default Value	NVM
51h	OT_WARN_LIMIT	Sets the value of the sensed temperature that causes an over-temperature warning condition. If temperature rise above warning condition and then VR_HOT# asserts low.	R/W Word	Yes	0x0073 (115°C)	Yes
60h	TON_DELAY	Sets the turn-on delay.	R/W Word	Yes	0xF000 (0ms)	Yes
61h	TON_RISE	Time from when the output starts to rise until the output voltage reaches the VOUT commanded value.	R/W Word	Yes	0x0001 (1ms)	Yes
64h	TOFF_DELAY	Sets the turn-off delay.	R/W Word	Yes	0xF000 (0ms)	Yes
65h	TOFF_FALL	Time from when the output starts to fall until the output reaches zero volts.	R/W Word	Yes	0x0001 (1ms)	Yes
78h	STATUS_BYTE	Returns one byte summarizing of the most critical faults.	R Byte	Yes	Current status	No
79h	STATUS_WORD	Returns two bytes summarizing fault and warning conditions.	R Word	Yes	Current status	No
7Ah	STATUS_VOUT	Output voltage fault and warning status.	R/W Byte	Yes	Current status	No
7Bh	STATUS_IOUT	Output current fault and warning status.	R/W Byte	Yes	Current status	No
7Ch	STATUS_INPUT	Input supply fault and warning status.	R/W Byte	No	Current status	No
7Dh	STATUS_TEMPERATURE	Temperature fault and warning status.	R/W Byte	Yes	Current status	No
7Eh	STATUS_CML	Communication and memory fault and warning status.	R/W Byte	No	Current status	No
80h	STATUS_MFR_SPECIFIC	Manufacturer specific fault and state information.	R/W Byte	Yes	Current status	No
8Bh	READ_VOUT	Returns the output voltage in volts.	R Word	Yes	Current status	No
8Ch	READ_IOUT	Returns the output current in amps.	R Word	Yes	Current status	No
8Dh	READ_TEMPERATURE_1	Returns the temperature in degrees Celsius.	R Word	Yes	Current status	No
98h	PMBUS_REVISION	PMBus revision supported by this device. Current revision is 1.3.	R Byte	No	0x33	No
99h	MFR_ID	The manufacturer ID	R Block	No	0x1214	No
ADh	IC_DEVICE_ID	The IC device identification	R Block	No	0x8825	No
AEh	IC_DEVICE_REV	The IC device revision	R Block	No	0x00	No
D0h	MFR_PH1_Current_Balance_Gain	Sets phase1 current balance gain.	R/W Byte	Yes	0x04 (100%)	Yes
D1h	MFR_PH2_Current_Balance_Gain	Sets phase2 current balance gain.	R/W Byte	Yes	0x04 (100%)	Yes
D2h	MFR_PH3_Current_Balance_Gain	Sets phase3 current balance gain.	R/W Byte	No	0x04 (100%)	Yes
D6h	MFR_ IOUT_FAST_OC_FAULT_LIMIT & SLOW_OCDLY	The IOUT_FAST_OC_FAULT_LIMIT command sets the value of the pre-phase output current, in Amps, that causes an fast over-current fault condition.  Sets SLOW_OC delay time. The controller ignore/latched shutdown/hiccup shutdown if output current exceeds IOUT_SLOW_OC_FAULT_LIMIT for SLOW_OC delay time.	R/W Byte	Yes	0x05 (60A, 32us)	Yes
D7h	MFR_Kton_frequency	Sets switching frequency (kton). Total PWMs Frequency < 3.6MHz.	R/W Byte	Yes	0x04 (1)	Yes

Copyright © 2024 Richtek Technology Corporation. All rights reserved.



	Command Code/Name	Description	Туре	PAGED	Default Value	NVM
D8h	MFR_AQR	Sets adaptive quick response threshold for load-line > $0m\Omega$ and QR width maximum.	R/W Byte	Yes	0x00	Yes
D9h	MFR_VR_HOT_Hys	Sets VR_HOT# hysteresis. If temperature drops below OT warning condition minus hysteresis and then VR_HOT# de-asserts.	R/W Byte	No	0x01 (6°C)	Yes
DAh	MFR_RESET_RESPONSE_Rail_F ault_Mode	Sets VOUT behavior when RESET# assert. Sets the behavior when the channel has fault.	R/W Byte	No	0x01	Yes
DBh	MFR_OV_Behavior	Sets PWM behavior during OVP. Hi-Z, turn-on the low side or soft shutdown	R/W Byte	Yes	0x00	Yes
DCh	MFR_DVS_Compensate	Sets DVS compensate.	R/W Byte	Yes	0x01	Yes
DDh	MFR_Load_Line	Sets Ai-gain for load line.	R/W Byte	Yes	0x03 (1)	Yes
DEh	MFR_IOUT_CAL_GAIN	The MFR_IOUT_CAL_GAIN command is used to compensate for gain errors in the READ_IOUT results and IOUT_SLOW_OC_FAULT_LIMIT & IOUT_FAST_OC_FAULT_LIMIT.	R/W Byte	Yes	0x00 (0%)	Yes
DFh	MFR_ABS_QR	Sets quick response threshold for no load-line.	R/W Byte	Yes	0x00	Yes
E0h	MFR_VOUT_RPT_GAIN	The MFR_VOUT_RPT_GAIN command is used to compensate for gain errors in the READ_VOUT results.	R/W Byte	Yes	0x00 (0%)	Yes
E1h	MFR_IOUT_FAST_OC_FAULT_RE SPONSE	Sets response to output fast over-current faults to latch-off, hiccup mode or ignore.	R/W Byte	Yes	0xB9	Yes



Command Code: 00h Description: The PAGE command provides the ability to configure, control and monitor multiple PWM channels through only one physical address. Each PAGE contains the operating commands for one PWM channel. Bits Bit7 Bit6 Bit4 Bit3 Bit2 Bit0 Bit5 Bit1 Name **PAGE Default Value** 0x00h Read/Write RW RW RW RW RW RWRW RW Bits Name Description [7:0] = 00h: rail A [7:0] = 01h: rail B [7:0] Channel [7:0] = FFh: All rail All other combinations are not defined.

Command Code: 01h												
						, , ,		. ,				
							lisable) in co					
from the EN	-		eared when	output is co	mmanded	through the	OPERATIO	N command	to turn			
off and then	to turn ba	ack on.				-		_				
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
Name		OPERATION	NC									
Default Valu	ie	0x00h										
Read/Write		RW	RW	R	R	R	R	R	R			
Bits	Name			Description								
[7]	ON/OFF	State		[7] = 0: Off								
[7]	ON/OFF	State		[7] = 1: On. Vout is set to Initial Vboot or Vout Command.								
				[6] = 0: Immediately turn off the output when commanded off thro								
				OPERATION	ON[7]							
[6]	Turn Off	f Behavior		[6] = 1: So	ft Off. Use	the progran	nmed turnoff	delay (TOF	F_DELAY)			
				and ramp	down (T	OFF_FALL	) when cor	mmanded o	off through			
				OPERATION	` [7]NC	_	,		J			
[E · 4]	Voltage	Command	Source	[5:4] = 00:	VOUT_CC	MMAND						
[5:4]	voltage	Command	Source	All other co	ombination	s are not de	efined.					
[3:0]	[3:0] Reserved Reserved											

www.richtek.com



Command Code: 02h Description: The ON_OFF_CONFIG command configures the combination of EN pin input and serial bus													
Descript	ion: The ON	I_OFF_CON	NFIG comm	nand config	ures the co	ombination	of EN pin	input and	serial bus				
comman	nds needed to	turn the un	it on and of	ff.									
Bits		Bit7	Bit6	Bit5 Bit4 Bit3 Bit2 Bit1									
Name				ON_OFF_CONFIG									
Default \	Value			0x16h									
Read/W	rite	R	R	R	RW	RW	RW	RW	RW				
Bits	Name			Description									
[7:5]	Reserve	d		Reserved.									
[4]	Power u	p		state of the [4] = 1: De and OPEF	evice powers EN pin. Evice does r RATION cor CONFIG re	not power u mmand as	p until comr	nanded by	the EN pin				
[3]	OPER_0	CMD			vice ignores vice respond								
[2]	EN_Res	ponse		only by the	evice ignore OPERATION vice require	ON commar	ıd.						
[1]	Polarity	of the EN pi	n	[1] = 0: EN	pin is active	e low.							
[0] Turn off from EN pin  [0] Turn off from EN pin  [0] = 0: Soft Off. Use the programmed turnoff delay (TOFF_DELAY and ramp down (TOFF_FALL).  [0] = 1: Immediately turn off the output.									F_DELAY)				

Command Code: 03h

Description: The CLEAR\_FAULTS command is used to clear any fault bits that have been set. This command clears all bits in all status commands simultaneously. At the same time, the device negates (clears, releases) its SMBALERT# pin signal output if the device is asserting the SMBALERT# pin signal.

OND/ (EETCT// pii) oigi	ar output it the device to decerting the entire term pin eight.														
Bits	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0							
Name		CLEAR_FAULTS													
Default Value				N.	/A										
Read/Write	W	W	W	W	W	W	W	W							

Note. The output is commanded through the EN pin, the OPERATION command, or the combined action of the EN pin and OPERATION command, to turn off and then to turn back on can also clear fault.

Command Code: 10h Description: The WRITE_PROTECT is used to control writing to the PMBus device. If a device receives a data												
Description:	The WRI	TE_PROTE	CT is used	to control w	riting to the I	PMBus devi	ce. If a devi	ce receives	a data byte			
that is not listed in [7:0] description, then the device shall treat this as invalid data.												
Bits		Bit7	Bit3	Bit2 Bit1 Bit0								
Name					WRITE_F	PROTECT						
Default Valu	ie			0x00h								
Read/Write		RW	RW	RW	RW	RW	RW	RW	RW			
Bits	Name			Description								
[7:0]	WRITE_	PROTECT		command: [7:0] = 0x OPERATION [7:0] = 0x OPERATION command: [7:0] = 0x0	40h: Disab ON, and PA 20h: Disab ON, PAGE,	le all writes GE comman le all writes ON_OFF_0 writes to all	s except th nds. s except th CONFIG, ar	e WRITE_I e WRITE_I nd VOUT_0	PROTECT,			

Copyright © 2024 Richtek Technology Corporation. All rights reserved.

RICHTEK is a registered trademark of Richtek Technology Corporation.

DSQ8825-01 February 2024 www.richtek.com



Command Code: 15h Description: The STORE\_USER\_ALL command instructs the PMBus device to copy the entire contents of the Operating Memory to the matching locations in the non-volatile User Store memory. Bits Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 Name STORE USER ALL Default Value N/A Read/Write W W W W W W W W

Command Code: 16h Description: The RESTORE USER ALL command instructs the PMBus device to copy the entire contents of the non-volatile User Store memory to the matching locations in the Operating Memory. Bit7 Bit2 Bit0 Bits Bit6 Bit5 Bit4 Bit3 Bit1 Name RESTORE\_USER\_ALL **Default Value** N/A Read/Write W W W W W W W W

Note. It is recommended that the output be disabled before issuing a RESTORE\_USER\_ALL command.

Command Code: 19h Description: The CAPABILITY command provides a way for the host system to determine some key capabilities of a PMBus device. Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 Bits **CAPABILITY** Name **Default Value** 0xD0h Read/Write R R R R R R R R Bits Name Description **PEC** [7] = 1: Packet error checking is supported. [7] SPD [6:5] = 10: Maximum supported bus speed is 1MHz. [6:5] [4] = 1: Device does have a SMBALERT# pin and does support the ALRT [4] SMBus alert response protocol [3:0] Reserved Reserved

Command Code: 20h Description: The VOUT MODE command, used for commanding and reading output voltage, consists of a threebit Mode and a five-bit Parameter. Bits Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 **VOUT MODE** Name **Default Value** 0x17h Read/Write R R R R R R R R Bits Name Description [7:5] = 000: Linear mode. [7:5] Mode [4:0] = 10111: Exponent for linear mode values is -9 (equivalent of [4:0] Exponent 1.953mV/count).

February

2024



Command Code: 21h Description: The VOUT_COMMAND command sets the output voltage in volts.																
Bits	Bit15	t15 Bit14 Bit13 Bit12 Bit11 Bit10 Bit9 Bit8 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0														
Name		VOUT_COMMAND														
Default Value		Initial VBOOT														
Read/Write	R	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Vout Range (	V)		VOUT	COMM	1AND d	ata val	id ran	ge (d	ecima	al)						
128(dec) to 776(dec). Vout(V) = [VOUT_COMMAND(dec) - 1] x 1.953mV, where VOUT_CO is odd number. Vout(V) = [VOUT_COMMAND(dec)] x 1.953mV, where VOUT_COM even number.										, ,						

Command Co	ommand Code: 24h															
Description: T	he VOl	JT_MA	X comn	nand se	ets the	maxim	um ou	ıtput v	oltag/	e. The	purp	ose is	to pro	otect t	he de	vices
on the output	n the output rail supplied by this device from a higher than acceptable output voltage.															
Bits	Bit15	it15 Bit14 Bit13 Bit12 Bit11 Bit10 Bit9 Bit8 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0														
Name		VOUT_MAX														
Default Value		0x0308h														
Read/Write	R	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Vout Range (\	/)		VOUT	_COM	MAND	data va	alid ra	nge (d	decim	al)						
0.25V to 1.516	out Range (V)  VOUT_COMMAND data valid range (decimal)  128(dec) to 776(dec).  Vout(V) = [VOUT_COMMAND(dec) - 1] x 1.953mV, where VOUT_COMMAND is odd number.  Vout(V) = [VOUT_COMMAND(dec)] x 1.953mV, where VOUT_COMMAND(dec) even number.										` /					

Command Code: 27h																
Description: 7	The VO	UT_TR	ANSIT	ION_R	ATE co	mman	d sets	the ra	ate of	chanç	ge in i	mV/µs	of an	y outp	out vo	ltage
change during	g norma	al opera	ation.													
Bits	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name		VOUT_TRANSITION_RATE														
Default		0xD040h														
Value		0xD04011														
Read/Write	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Bits		Name				Description										
[15:11]		Expon	ent			[15:11	] = 11	010: 2	^(-6) =	= 0.01	5625					
						[10:0]			_	-					•	,
[10:0]		VOUT_SR														
[10.0]	V001_01					0x100h < [10:0] ≤ 0x200h, VOUT_TRANSITION rate is 8mV/us										
		0x200h < [10:0] 30x200h, VOOT_TIXANSITION fate is 6hiv/us														



Command Cod	de: 2Bh	1														
Description: The	ne VOL	IIM_TL	N comr	nand se	ets the	minimu	m out	put vo	ltage.	The p	urpos	se is to	o prote	ct the	device	es on
the output rail	supplie	ed by th	nis devi	ce fron	n a lowe	er than	accep	table	output	volta	ge.					
Bits	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name		VOUT_MIN														
Default Value		0x0080h														
Read/Write	R															
Vout Range (V	<u>')</u>		VOUT	_COM	MAND	data va	ılid rar	nge (d	ecima	l)						
0.25V to 1.516	SV		Vout(\ odd n Vout(\	V) = [V0] umber.	776(dec OUT_C OUT_C	ÓMMA	`								`	,

Command Co	de: 35h	า														
Description: T																
VIN_ON mus								ite eith	ner VII	N_ON	lower	than '	VIN_C	OFF o	r VIN_	_OFF
higher than V	IN_ON	results	in the	new val	ue beir	ng rejec	ted.							•		
Bits	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name		VIN_ON														
Default		0xD0B4h														
Value																
Read/Write	R	R   R   R   R   R   R   RW   RW   RW														
Bits		R   R   R   R   R   R   RW   RW   RW														
[15:11]		Expon	ent			[15:11	] = 11	1010: 2	2^(-6)	= 0.01	5625					
[10:0]		VIN_C	DN thre	shold		[10:0] 0x04E 0x05A 0x067 0x074 0x08D 0x08E 0x09A 0x0A7 0x0B4	0h < [´ h < [´ h < [1 h < [1 0h < [´ h < [´ h < [´	10:0] \( \) 10:0] \( \) 10:0] \( \) 10:0] \( \) 10:0] \( \) 10:0] \( \) 10:0] \( \)	≤ 0x05 ≤ 0x06 ∈ 0x07 ∈ 0x08 ∈ 0x08 ≤ 0x09 ≤ 0x0A ∈ 0x0B	Ah, VI 7h, VII 4h, VII 0h, VII Ah, VI 7h, VI 4h, VI	N_ON N_ON N_ON N_ON N_ON N_ON N_ON	I thres thresh thresh thresh thresh I thresh thresh	hold is hold is nold is hold is hold is hold is hold is hold is	3 1.6V 3 1.8V 3 2.0V 3 2.2V 3 2.4V 3 2.6V	, ,	ult)



Command Code: 36h Description: The VIN\_OFF command sets the input voltage in Volts, at which the unit should stop power conversion. VIN\_ON must be set higher than VIN\_OFF. Attempting to write either VIN\_ON lower than VIN\_OFF or VIN\_OFF higher than VIN\_ON results in the new value being rejected Bit15 | Bit14 | Bit13 | Bit12 | Bit11 | Bit10 | Bit9 | Bit8 | Bit7 Bit6 Bit5 Bit4 Bit1 Bits Bit3 Bit2 VIN OFF Name Default 0xD087h Value Read/Write RW RW RW RW RW RW RW RW R R R R R R R R Bits Name Description [15:11] Exponent [15:11] = 11010: 2^(-6) = 0.015625  $[10:0] \le 0x047h$ , VIN OFF threshold is 1.1V  $0x047h < [10:0] \le 0x054h$ , VIN OFF threshold is 1.3V  $0x054h < [10:0] \le 0x060h$ , VIN OFF threshold is 1.5V  $0x060h < [10:0] \le 0x06Dh$ , VIN OFF threshold is 1.7V  $0x06Dh < [10:0] \le 0x07Ah$ , VIN OFF threshold is 1.9V VIN OFF threshold [10:0]  $0x07Ah < [10:0] \le 0x087h$ , VIN\_OFF threshold is 2.1V (default)  $0x087h < [10:0] \le 0x094h$ , VIN\_OFF threshold is 2.3V  $0x094h < [10:0] \le 0x0A0h$ , VIN\_OFF threshold is 2.5V  $0x0A0h < [10:0] \le 0x0ADh$ , VIN OFF threshold is 2.7V 0x0ADh < [10:0], VIN OFF threshold is 2.9V

Command Co	de: 39l	า														
Description: 7	The IOL	JT_CAL	_OFFS	SET cor	mmand	is used	d to nu	ll out	any of	fset c	urrent	in An	nps.			
Bits	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name						Ю	UT_C/	AL_OI	FFSE	Т						
Default Value		0x0000h														
Read/Write	R	R R R R RW R R R R R RW RW RW RW														
Bits		Name				Descr	iption									
[15:11]		Expor	nent			[15:11	] = 00	000: 2	2^(0) =	: 1						
[10:0]		IOUT_	_CAL_0	OFFSE	Т	IOUT next progra	6 bits	are	sign	exte	nd c	nly.	_			



Command Co Description: T that causes a	he VOl	JT_OV			T comn	nand se	ets the	value	of the	e avera	age se	ensed	outpu	t volta	ge in	Volts
Bits	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name	ı				1	VOU	T_OV_	FAUL	 _T_LIN	MIT						I
Default Value							0x(	03B2h	1							
Read/Write	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Bits		Name				Descr	iption									
[15:11]		Reser	ved			Reser	ved									
[10:0]		VOUT	_OV_F	`AULT_	LIMIT	0x132 0x140 0x165 0x17F 0x199 0x1B2 0x1C0 0x1E5 0x21F 0x232 0x240 0x265 0x27F 0x299 0x282 0x2C0 0x2E5 0x319 0x332 0x340 0x365 0x37F 0x399 0x382 0x3C0 0x3E5	<pre>\$\leq 0x1; ch &lt; [10] ch &lt; [10]</pre>	$0:0] \le 0:0] $	0x140 0x160 0x17F 0x199 0x10 0x1C 0x1F 0x219 0x260 0x260 0x27F 0x299 0x282 0x2C 0x360 0x37F 0x399 0x382 0x3C 0x3F 0x3F 0x3F 0x419 0x419 0x432	Ch, VC 5h, VC 5h, VC 9h, VC Ch, VC 5h, VC 5h, VC 5h, VC 6h, VC	DUT COUT COUT COUT COUT COUT COUT COUT CO	OV three	eshold es	I is 0.6 I is 0.7 I is 0.7 I is 0.8 I is 0.9 I is 0.9 I is 1.0 I is 1.0 I is 1.1 I is 1.1 I is 1.2 I is 1.5 I is 1.5 I is 1.6 I is 1.6 I is 1.7 I is 1.7 I is 1.80 I is 1.9 I is 2.0	55V 50V 55V 60V 65V 60V 60V 60V 60V 65V 60V 65V 60V 65V 60V 65V 60V 65V 60V 65V 60V 60V 60V 60V 60V 60V 60V 60	fault)



Command (	Code: 41h										
Description:	The VOU	IT_OV_FAL	JLT_RESPO	ONSE comm	and sets the	e response t	ype to an ou	itput over vo	oltage fault.		
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
Name				VOU	IT_OV_FAU	LT_RESPC	NSE				
Default Valu	ıe				0xE	39h					
Read/Write	ad/Write RW RW RW RW RW RW RW										
Bits	Name Description										
[7:6]	Respons	se		[7:6] = 10: retry settin		e shuts dow 3].	ult response In and respondering ined.	,	ding to the		
[5:3]	Retry se	tting		[5:0] = 000	000: Latch	ed shutdow	n				
[2:0]	Retry de	elay time		TON_DEL		•	wn, retry de ined.	elay time is	3 100ms +		

Command Co	de: 44h	1														
Description: T	he VOI	JT_UV	_FAUL	T_LIMI	T comn	nand se	ets the v	value	of the	e aver	age se	ensed	outpu	ıt volta	age in	Volts
that causes a	"fixed"	under-			T					1		1		1	ı	1
Bits	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name						VOU	T_UV_	FAUL	T_LII	MIT						
Default							0×0	0B2h								
Value			1	•	1		0.00	UDZII	l	1		1		1	1	1
Read/Write	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Bits		Name	)			Des	cription									
[15:11]	[15:11] Reserved Reserved [10:0] ≤ 0x099h, VOUT UV is disabled															
[10:0]		VOUT	Γ_UV_F	FAULT_	_LIMIT	0x00 (def 0x00 0x00 0x01 0x11 0x11 0x11 0x11 0x1	0] ≤ 0x0 99h	[10:0] 10:0] 10:0] 10:0] 10:0] 10:0] 10:0] 10:0] 10:0] 10:0] 10:0]	$] \le 0$ $\le 0 \times 0$ $\le 0 \times 0$ $\le 0 \times 1$	0x0B20 0CCh, 0E5h, 0FFh, 19h, 132h, 4Ch, 65h, 7Fh, 99h, 1E5h, FFh,	N, VO VOUT VOUT VOUT VOUT VOUT VOUT VOUT VO	UT UV to UV	hreshonesho hreshoneshonesho hreshoneshonesho hreshoneshonesho hreshonesho	old is ol	0.35V 0.40V 0.45V 0.50V 0.60V 0.65V 0.70V 0.75V 0.80V 0.85V 0.90V	



Command	Code: 45h	1									
Description	: The VOI	UT_UV_FAL	JLT_RESP	ONSE com	mand sets t	he respons	e type to ai	n output un	der-voltage		
fault.											
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
Name				VOU	IT_UV_FAU	LT_RESPC	NSE				
Default Val	ue				0xE	39h					
Read/Write	ead/Write RW RW RW RW RW RW RW										
Bits											
[7:6]	Respons	se		[7:6] = 10: retry settin	No shutdow The device g in bits [5:3 ombinations	e shuts dov 3].	n and resp	,	ding to the		
[5:3]	Retry se	etting	·	[5:0] = 000	000: Latch	ed shutdow	n				
[2:0]	Retry de	elay time		TON_DEL	1 001: Hico AY. ombinations	·	•	elay time is	s 100ms +		

Command Code: 46h Description: The IOUT\_SLOW\_OC\_FAULT\_LIMIT command sets the value of the output current, in Amps, that causes an over-current fault condition. Bit15 Bit14 Bit13 Bit12 Bit11 Bit10 Bit9 Bit8 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 Bits Name IOUT\_SLOW\_OC\_FAULT\_LIMIT Default Page 0: 0x0070h Value Page 1: 0x0055h RW RW RW RW Read/Write R R R RW RW RW RW RW Name Bits Description [15:11] Exponent  $[15:11] = 00000: 2^{(0)} = 1$ IOUT\_SLOW\_  $lout(Slow_OCth) = [10:0] \times 2^{(0)}$ [10:0] OC FAULT LIMIT Range = 30A to 360A

Command (	Code: 47h											
Description:	The IOU	T_SLOW_C	OC _FAULT	Γ_RESPON	SE commar	nd sets the	response ty	ype to an o	ver-current			
fault.												
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
Name				IOUT_S	LOW_OC_F	AULT_RES	SPONSE					
Default Valu	ıe				0xE	39h						
Read/Write												
Bits	Name Description											
				[7:6] = 00:	No shutdow	n (ignore fa	ult respons	e mode)				
[7:6]	Respons	20					n and resp	onds accord	ding to the			
[7.0]	Respons	30			g in bits [5:3	-						
				All other co	ombinations	are not def	ined.					
[5:3]	Retry se	tting		[5:0] = 000	000: Latch	ed shutdow	n					
				[5:0] = 11	1 001: Hice	cup shutdo	wn, retry d	elay time is	100ms +			
[2:0]	Retry de	lay time		TON_DEL	AY.							
		•		All other co	ombinations	are not def	ined.					

www.richtek.com



Command Co	de: 4Fl	h														
Description: T	he OT_	_FAUL	T_LIMI	Γcomn	nand s	ets the	value	of the	exteri	nal se	nse te	mpera	ture, i	n °C,	that ca	auses
an over-temp	erature	fault.														
Bits	Bit15   Bit14   Bit13   Bit12   Bit11   Bit10   Bit9   Bit8   Bit7   Bit6   Bit5   Bit4   Bit3   Bit2   Bit1   Bit0   OT FALLET LIMIT															
Name		OT_FAULT_LIMIT														
Default		0x0082h														
Value								7,0002	.11							
Read/Write	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Bits		Name	;			Descr	iption									
[15:11]		Expor	nent			[15:11	] = 00	0000: 2	2^(0) =	: 1						
[10:0]		OT_F	AULT_	LIMIT			,	= [10: °C to	-							

Command	Code: 50h											
Description	: The OT_	FAULT_RE	SPONSE c	ommand ins	structs the d	evice on wh	at action to	take in resp	onse to an			
over-tempe	erature faul	t.										
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
Name				(	DT_FAULT_	RESPONS	E					
Default Val	ue				0xE	39h						
Read/Write	ead/Write RW RW RW RW RW RW RW											
Bits	Name Description											
				[7:6] = 00:	No shutdow	n (ignore fa	ult respons	e mode)				
[7:6]	Respons	22			The device		n and resp	onds accord	ding to the			
[7.0]	Respons	30		•	g in bits [5:3	-						
				All other co	ombinations	are not def	ined.					
[5:3]	Retry se	tting		[5:0] = 000	000: Latche	ed shutdow	n					
				[5:0] = 11	1 001: Hice	cup shutdo	wn, retry d	elay time is	100ms +			
[2:0]	Retry de	lay time		TON_DEL	AY.							
		•		All other co	ombinations	are not def	ined.					

Command Co	de: 51l	า														
Description: 7	he OT	_WARN	I_LIMIT	comm	and se	ts the v	alue c	of the e	extern	al ser	ise ter	npera	ture in	°C, tl	hat ca	uses
an over-temp	erature	warnin	g. If ten	nperatu	re rises	s above	warn	ing co	nditior	n and	then \	/R_H(	DT# as	sserts	low.	
Bits																
Name	OT_WARN_LIMIT															
Default																
Value	0x0073h															
Read/Write	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Bits		Name	!			Descri	ption									
[15:11]		Expor	ent			[15:11	] = 00	000: 2	^(0) =	1						
[10:0]		OT_W	/ARN_l	_IMIT		TEMP Range										



Command Co	de: 60l	า														
Description: T	he TO	N_DEL	AY com	nmand	sets the	e time ir	n millis	second	ls, fror	n whe	n a st	art coi	nditior	is re	ceived	until
the output vol	tage sta	arts to r	ise.													
Bits	Bit15 Bit14 Bit13 Bit12 Bit11 Bit10 Bit9 Bit8 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0															
Name		TON_DELAY														
Default Value	OxF000h															
Read/Write	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Bits		Name				Descr	iption									
[15:11]		Expor	ent			[15:11	] = 11	110: 2	^(-2) =	0.25						
[10:0]		TON_	DELAY	,		Ton_E Range	_	_	, ,	)						

Command Co	ode: 611	n														
Description:						time in	millis	econd	s, fron	n wher	the o	output	starts	s to ris	se unt	il the
output voltage	e has e	ntered t	the regi	ulation	band.											
Bits	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name							TO	N_RIS	E							
Default		0x0001h														
Value		0x0001h														
Read/Write	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Bits		Name				Descr	iption									
[15:11]		Expor	ent			[15:11	[] = 00	000: 2	^(0) =	1						
[10:0]		TON	RISF				-	)] x 2^	` '							
[]						Range	e = 1m	ns to 10	0ms							

Command Co	de: 64h	1														
Description: T	he TOF	F_DEL	_AY cor	mmand	sets th	e time i	n millis	secono	ds, froi	n whe	n a st	op cor	ndition	is red	ceived	and
when the outp	out volta	age stai	rts to fa	II.												
Bits	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name							TOFF	_DEL	AY							
Default		0xF000h														
Value																
Read/Write	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Bits		Name				Descri	ption									
[15:11]		Expon	ent			[15:11	] = 111	10: 2	\(-2) =	0.25						
[10:0]		TOFF	DELA	Υ		Toff_D	_	-	. ,							
[10.0]		1011		. 1		Range	e = 0ms	s to 51	ms							

Command Co	de: 65h	า														
Description: 7	he TOI	FF_FAL	L com	mand s	ets the	time in	millise	conds	from	wher	a sto	p con	dition	is rec	eived	and
when the out	out volta	age sta	rts to fa	all.												
Bits	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name							TOFF	_FALI	-							
Default		0x0001h														
Value		******														
Read/Write	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Bits		Name				Descri	ption									
[15:11]		Expon	ent			[15:11]	= 000	00: 2^(	(0) = 1							
[10:0]		TOFF	FALL			Tfall =	[10:0]	( 2^(0)								
[10.0]		1011	_1			Range	= 1ms	to 10r	ns							



Comman	nd Code: 78h								
Descripti	on: The STA	TUS_BYTE	command	d returns one	byte of inf	ormation w	th a summ	ary of the	most critical
faults.							T		
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name					STATUS	S_BYTE			
Default V	/alue				current	t status			
Read/Wr	rite	R	R	R	R	R	R	R	R
Bits	Name			Description	1				
[7]	BUSY			Not suppor	ted				
[6]	OFF			regardless		on, including	•	• .	the output, bled. (EN=L,
[5]	VOUT_0	DV_FAULT		An output of	over-voltage	e fault has o	ccurred.		
[4]	IOUT_O	C_FAULT		An output of	over-current	t fault has o	ccurred.		
[3]	VIN_UV	_FAULT		Not suppor	ted				
[2]	TEMPER	RATURE		A temperat	ure fault or	warning ha	s occurred.		
[1]	CML			A commun	ications, me	emory or log	ic fault has	occurred.	
[0]	NONE_0	OF_THE_ A	BOVE	VOUT_UV		listed in bits IOUT_FA			SPS_FAULT,



Command Co																
Description:	The ST	ATUS_	WORD	comm	and ret	urns tv	vo byt	es of	inform	nation	with	a sum	mary	of the	units	fault
condition. Bits	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Rit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name	DICTO	DICI4	DICTO	DILIZ	DILTT		STATU			Dito	טונט	DIL4	טונט	DILZ	DILI	Dito
Default						<u> </u>		JO_VV	OND							
Value							curre	ent sta	tus							
Read/Write	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bits		Name				Desc	cription	ı								
[15]		VOUT				An o	utput	voltag	e fault	has o	occurr	ed.				
[14]		IOUT				An o	utput	curren	t fault	has c	occurr	ed.				
[13]		INPUT	•			An ir	nput vo	oltage	fault h	nas oc	curre	d.				
[12]		MFRS	PECIFI	С			anufac IT_FA									
[11]		PG_S	TATUS	#		The	VR_R	eady s	signal	, if pre	sent,	is neg	ated.			
[10]		FANS				Not s	suppoi	ted								
[9]		OTHE	R			Not s	suppoi	ted								
[8]		UNKN	OWN			Not s	suppoi	ted								
[7]		BUSY				Not s	suppoi	ted								
[6]		OFF					bit is ut, reg oled.									
[5]		VOUT	_OV_F	AULT		An o	utput	over-v	oltage	fault	has o	ccurre	ed.			
[4]		IOUT_	OC_F/	AULT		An o	utput	over-c	urrent	fault	has o	ccurre	ed.			
[3]		VIN_U	V_FAL	JLT		Not s	suppoi	rted								
[2]		TEMP	ERATL	IRE		A ter	mpera	ture fa	ult or	warni	ng ha	s occu	ırred.			
[1]		CML					mmun									
[0]		NONE	_OF_T	HE_ AI	BOVE	(VOI	ult or w JT_U\ JT_MA	/_FAL	JLT, I	OUT_	FAST					NULT,



Command Code: 7Ah Description: The STATUS VOUT command returns one byte of information relating to the status of the output voltage related faults. Bits Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 Name STATUS\_VOUT Default Value current status Read/Write RW R R RW RW R R R Bits Name Description [7] VOUT\_OV\_FAULT Output over-voltage fault. This bit is writeable 1b to clear. VOUT\_OV\_WARNING Not supported [6] **VOUT UV WARNING** Not supported [5] [4] VOUT\_UV\_FAULT Output under-voltage fault. This bit is writeable 1b to clear. An attempt is made to program the VOUT COMMAND in excess of the value in VOUT\_MAX or under the value in VOUT\_MIN. This bit [3] **VOUT\_MAX\_MIN WARNING** is writeable 1b to clear. [2] TON MAX FAULT Not supported TOFF\_MAX\_WARNING Not supported [1] [0] **VOUT Tracking Error** Not supported

Command C	ode: 7Bh	1										
Description:	The STA	ATUS_IOUT	command	returns one	byte of inf	formation re	elating to th	e status of	the output			
current relat	ed faults.											
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
Name					STATU	S_IOUT						
Default Valu	ie				current	t status						
Read/Write		RW	R	R	R	R	R	R	R			
Bits	Name											
[7]	SLOW_0	OW_OC_FAULT Output Slow Over-current Fault. This bit is writeable 1b to clear.										
[6]	OC_LV_	FAULT		Not suppor	rted							
[5]	OC_WA	RNING		Not suppor	rted							
[4]	UC_FAL	JLT		Not suppor	rted							
[3]	Current	Share Fault		Not suppor	rted							
[2]	In Powe	r Limiting M	ode	Not suppor	rted							
[1]	POUT_0	OP_FAULT		Not suppor	rted							
[0]	POUT_0	OP_WARNI	NG	Not suppor	rted							

61

[3:0]

62

Reserved



Command	Code: 7C	h										
Description	n: The STA	ATUS_INPU	T comman	d returns on	e byte of VII	N status info	rmation.					
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
Name					STATUS	S_INPUT						
Default Val	ue				Curren	t status						
Read/Write		R	R	R	R	R/W	R	R	R			
Bits	Name			Description	on							
[7]	VIN_OV	_FAULT		Not suppo	rted							
[6]	VIN_OV	_WARNING	;	Not suppo	rted							
[5]	VIN_UV	VIN_UV_WARNING Not supported										
[4]	VIN_UV_FAULT Not supported											
[3]	Unit Off Voltage	for Insufficie	ent Input	when the vin_ON. I not trigger time, the events, an	off because unit powers During the in SMBALER bit will be I d the SMBA writeable 1b	up and stay itial power T#. Once \ atched at a LERT# will	ys until the up, the bit is IN exceeds any subseq	first time VI s not latched s VIN_ON to uent VIN <	N exceeds d and does for the first			
[2]	IIN_OC_	FAULT		Not suppo	rted							
[1]	IIN_OC	WARNING		Not suppo	rted							
[0]	PIN_OP	_WARNING	<u> </u>	Not suppo	rted							

Command Code: 7Dh Description: The STATUS\_TEMPERATURE command returns one byte of information relating to the status of the external temperature related faults. Bits Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 Name STATUS\_ TEMPERATURE Default Value current status Read/Write RW RW R R R R R R Bits Name Description Over-temperature Fault. This bit is writeable 1b to clear. OT FAULT [7] **OT\_WARNING** Over-temperature Warning. This bit is writeable 1b to clear. [6] UT\_WARNING Not supported [5] UT\_FAULT Not supported [4]

Reserved



Command C	Code: 7Eh											
Description:					one byte of	f informatio	n relating	to the stat	tus of the			
communicat	tion-relate	d faults of tl	he converte	r.	T	T	T	T				
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
Name					STATU	S_CML						
Default Valu	ie				current	t status						
Read/Write		RW	RW	RW	RW	R	R	RW	R			
Bits	Name			Description	า							
[7]	IVC			Invalid or I	Jnsupported	d Command	Received.	This bit is v	vriteable to			
[/]	100	clear.  Invalid or Unsupported Data Received. This bit is writeable 1b to										
[6]	IVD			Invalid or	Unsupporte	d Data Rec	eived. This	bit is write	able 1b to			
[0]				clear.								
[5]	PEC			Packet Err	or Check Fa	ailed. This b	it is writeabl	e 1b to clea	ır.			
[4]	MEM			Memory Fa	ault Detecte	d. This bit is	writeable 1	b to clear.				
[3]	PROC			Not suppo	rted							
[2]	Reserve	d		Reserved								
				A commun	nication faul	t other than	the ones l	isted in this	table has			
[1]	OTH			occurred.(	MTP busy o	or upload/do	wnload in p	orogress wh	nile PMBus			
				attempted	W/R). This I	bit is writeat	ole 1b to cle	ar.				
[0]	Reserve	d		Reserved								

Command Code: 80h Description: The STATUS\_MFR\_SPECIFIC commands returns one byte with the manufacturer specific status information. Bits Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 Name STATUS\_MFR\_SPECIFIC **Default Value** current status Read/Write R R R R R R RWRWBits Name Description [7:2] Reserved Reserved IOUT\_FAST\_OC\_FAULT [1] Output Fast Over-current Fault. This bit is writeable 1b to clear. SPS\_FAULT Smart power stage fault. This bit is writeable 1b to clear. [0]

Command Co	ode: 8B	h														
Description: 7	The RE	AD_VC	OT cor	mmand	returns	the ac	tual m	easure	ed out	put vo	ltage i	in the	same	forma	ıt as s	et by
the VOUT_M	ODE co	omman	d													
Bits	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name		READ_VOUT														
Default Value	curren	current status														
Read/Write	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bits		Name	)			Des	criptio	า								
[15:0]		VOUT	-			VOL	JT = [1	5:0] x	2-9							



Command Co	de: 8Cl	h														
Description: 7	he REA	AD_IOL	JT com	mand re	eturns	the ave	rage t	otal o	utput c	urrent	in Ar	nps.				
Bits	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name							REA	D_IOl	JT							
Default		current status														
Value																
Read/Write	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bits		Name				Des	criptio	า								
[15:11]		Expon	ent			[15:	11] = C	0000:	2^(0)	= 1						
[10:0]	•	READ	_IOUT			IOU	T = [10	):0] x	<b>2</b> <sup>0</sup>	•	•		•	•		

Command Co	ode: 8D	h														
Description: 7	The REA	AD_TEI	MPERA	TURE	_1 com	mand r	eturns	the te	mpera	ature ir	n °C of	the ex	kterna	l sens	e eler	nent.
Bits	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name						REA	D_TEI	MPER.	ATUR	E_1						
Default Value		current status														
Read/Write	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bits		Name	!			Des	criptio	1								
[15:11]		Expor	nent			[15:1	11] = 0	0000:	2^(0)	= 1						
[10:0]		READ	_TEMF	PERAT	URE_1		IP = pleme		x 2º	, bit1	0 is :	sign b	oit (as	s part	of	two's

Command C	ode: 98h												
Description: compliant.	The PM	BUS_REVI	SION com	mand conta	ins the rev	ision of the	PMBus to	which the	e device is				
•		D.1.2	D:10	D::E	DitA	Dito	D:10	D:14	Dire				
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
Name	_												
Default Valu	е				0x3	33h							
Read/Write		R	R	R	R	R	R	R	R				
Bits	Name			Description	า								
[7:4]	Part I Re	vision		[7:4] = 001	1: (Rev 1.3)	)							
[3:0]	Part II R	evision	•	[3:0] = 001	1: (Rev 1.3)								

Command Co	Command Code: 99h															
Description: The MFR_ID command indicates the manufacturer ID code is RT(Richtek).																
Bits Bit15 Bit14 Bit13 Bit12 Bit11 Bit10 Bit9 Bit8 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0													Bit0			
Name							MF	R_ID	)							
Default	ault Ox1214h															
Value			1	1										1		
Read/Write	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bits	Name Description															
[15:0] MFR_ID [15:0] = 0x1214h																



Command Co	ommand Code: ADh															
Description: 7	escription: The IC_DEVICE_ID command indicates the device code is 8825 - code identifier for RTQ8825.															
Bits	Bit15 Bit14 Bit13 Bit12 Bit11 Bit10 Bit9 Bit8 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0															
Name							IC_DE	/ICE_	ID							
Default Value	0x8825h															
Read/Write	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bits	Name Description															
[15:0]		IC_DE	EVICE_	ID		[15:0	$0 = 0 \times 10^{-3}$	825h								

Command Comman			V starts at 0	O with the fire	st silicon an	d is increme	ented with ea	ach subseq	uent silicon				
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
Name		IC_DEVICE_REV											
Default Valu	е				0x0	)0h							
Read/Write		R	R	R	R	R	R	R	R				
Bits	Name	Description											
[7:0] IC_DEVICE_REV The IC_DEVICE_REV starts at 0 with the first silicon and is incremented with each subsequent silicon revision.													

	Command Code: D0h Description: Adjustment phase1 current balance gain.											
Description	: Adjustme	ent phase1 o	current bala	nce gain.								
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
Name		MFR_PH1_Current_Balance_Gain										
Default Valu	ne	0x04h										
Read/Write		R	R	R	R	R	RW	RW	RW			
Bits	Name			Description	1							
[7:3]	Reserve	d		Reserved								
[2:0]	[2:0] = 000 : 69.2%, [2:0] = 001 : 76.9%, [2:0] = 010 : 84.6% [2:0] = 011 : 92.3%											

Command C	Command Code: D1h Description: Adjustment phase2 current balance gain.											
Description:	Adjustme	ent phase2 o	current bala	nce gain.								
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
Name			MFR_PH2_Current_Balance_Gain									
Default Valu	ıe		0x04h									
Read/Write		R R R R R RW RW RW										
Bits	Name			Description	)							
[7:3]	Reserve	d		Reserved								
						:0] = 001 : 7						
[2:0]	0] PH2 CBG [2:0] = 010 : 84.6%, [2:0] = 011 : 92.3%, [2:0] = 100 : 100% (default), [2:0] = 101 : 107.69%,											
[2.0]	1112 05	<u> </u>			•	,		69%,				
	[2:0] = 110 : 115.38%, [2:0] = 111 : 123.08%											



Command C	Code: D2h	)											
Description:	Description: Adjustment phase3 current balance gain.  Bits Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0												
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
Name		MFR_PH3_Current_Balance_Gain											
Default Valu	e 0x04h												
Read/Write	Read/Write R R R R RW RW RW												
Bits	Name			Description	1								
[7:3]	Reserve	d		Reserved									
				[2:0] = 000	: 69.2%, [2	:0] = 001 : 7	6.9%,						
[2:0]	2:0] PH3 CBG [2:0] = 010 : 84.6%, [2:0] = 011 : 92.3%,												
[2.0]	111300	0			,	,	= 101 : 107.	69%,					
	[2:0] = 110 : 115.38%, [2:0] = 111 : 123.08%												

Command Code: D6h

The IOUT\_FAST\_OC\_FAULT\_LIMIT command sets the value of the pre-phase output current, in Amps, that causes an fast over-current fault condition.

Sets SLOW\_OC delay time. The controller ignore/latched shutdown/hiccup shutdown if output current exceeds IOUT\_SLOW\_OC\_FAULT\_LIMIT for SLOW\_OC delay time.

1001 SLO	VV_UU_F/	AULI_LIMI	I IOI SLOW	_OC delay t	ime.						
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
Name			MFR_ IO	UT_FAST_	OC_FAULT	_LIMIT & M	IFR_SLOW	_OCDLY			
Default Valu	е				0x	05					
Read/Write		R R R R RW RW RW									
Bits	Name	me Description									
[7:4]	Reserve	d		Reserved							
				lout(Fast_OCth) =							
[3:2]	IOUT EA	ST OC EA	ULT_LIMIT	[3:2] = 00 :	50A, [3:2] =	= 01 : 60A(c	lefault),				
		.01_00_17	OLI_LIIVIIII	[3:2] = 10 : 70A, [3:2] = 11 : 80A.							
[1:0]	SLOW (	OC DLY Ti	me		20us, [1:0]		, , ,				
[1.0]	SLOW_OC_DLY_Time [1:0] = 00 : 2003, [1:0] = 01 : 3203 (dcladit), [1:0] = 10 : 44us, [1:0] = 11 : 56us										

Command	d Code: D7h												
Description	: Sets Kto	ets Kton(switching frequency). The high switching frequency range is 550kHz ~ 1MHz, and the low lency range is 220kHz ~ 500kHz.											
switching fr	equency r	ange is 220	kHz ~ 500k	Hz.									
Bits		Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 B											
Name					MFR	_Kton							
Default Val	ue				0x0	04h							
Read/Write		R         R         R         RW         RW         RW         RW											
Bits	Name	Description											
[7:2]	Reserve	ed		Reserved									
				On-time (T	ON) K Fact	or Setting for	or high switc	hing freque	ncy				
				[3:0] = 08h	n : 1.73, [3:0	] = 09h : 1.9	91, [3:0] = 0	Ah : 2.09, [3	3:0] = 0Bh:				
				2.27, [3:0]	= 0Ch: 2.49	5, [3:0] = 00	Oh: 2.82, [3:	0] = 0Eh : 3	3.18, [3:0] =				
[0.0]	KTON fr	0.0		0Fh: 3.55									
[3:0]	KTON_fr	eq On-time (TON) K Factor Setting for low switching frequency											
			On-time (TON) K Factor Setting for low switching frequency [3:0] = 00h : 0.64, [3:0] = 01h : 0.73, [3:0] = 02h : 0.82, [3:0] = 03h :										
	$[3.0] = 0011 \cdot 0.04$ , $[3.0] = 0111 \cdot 0.73$ , $[3.0] = 0211 \cdot 0.02$ , $[3.0] = 0311 \cdot 0.04$ , $[3.0] = 0411 \cdot 0.04$ , $[3.0] = 0511 \cdot 0.04$ , $[3.0] = 0.04$ ,												
	0.91, [3:0] = 04h : 1.00 (default), [3:0] = 05h : 1.18, [3:0] = 06h : 1.36, [3:0] = 07h : 1.55												



Command (	Command Code: D8h												
Description: Sets adaptive quick response threshold for load-line > $0m\Omega$ and QR width maximum.													
Bits													
Name	me MFR_AQR												
Default Valu	fault Value 0x00h												
Read/Write		RW	RW	RW	RW	RW	RW	RW	R				
Bits	Name			Description	า								
[7:3]	AQR_TH	4			ing Trigger <sup>-</sup> = [7:3] x 72m		7:3]=00000	is disable.					
[2:1] QR_WD_MAX QR_WD_MAX [2:1] = 00 : 60%*TON (default), 01 : 80%*TON, 10 : 120%*TON, 11 : 160%*TON													
[0]	] Reserved Reserved												

Command	d Code: D9h	1										
Description	n: Sets VR	_HOT# hys	teresis. If te	emperature	drops belov	v OT warnir	ng condition	minus hys	teresis and			
then VR_I	HOT# de-as	sserts.										
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
Name					MFR_VR_	_HOT_Hys						
Default Va	alue		0x01h									
Read/Writ	te	R	R	R R R RW RW RW								
Bits	Name			Description								
[7:3]	Reserve	d		Reserved								
			[2:0] = 000 : 3°C, [2:0] = 001 : 6°C (default),									
[2:0]	VR HO	T# hysteres	ie	[2:0] = 010 : 9°C, [2:0] = 011 : 12°C,								
[2.0]	[2:0] = 100 : 15 °C, [2:0] = 101 : 18 °C,											
				[2:0] = 110	: 21°C, [2:0	0] = 111 : 24	°C					

Command C	Code: DAI	h										
Description:	Sets VO	UT behavioı	when RES	ET# asserts	. Sets the b	ehavior whe	en the chan	nel has faul	t.			
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
Name				MFR_RES	T_RESPO	NSE_Rail_F	ault_Mode					
Default Valu	ie				0x0	01h						
Read/Write		R										
Bits	Name		Description									
[7:2]	Reserve	ed										
[1]	Reset#	pin respons	Э	(greater the current value) the VOUT_[1] = 1: When the current with the current value of the	an 2µs), the ue to the V _TRANSITIO nen the RE	SET# pin is e output vol BOOT value DN_RATE c SET# pin is th channels	tage begins according ommand. asserted lo	to transition to the slew	on from the rate set in			
[0]	Channe	(greater than 2µs), both channels are restarted.  [0] = 0: All channel shutdown [0] = 1: Just only fault channel shutdown (default)										



Comman	ommand Code: DBh												
Description	Description: Sets OV behavior.												
Bits	its Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0												
Name					MFR_OV	_Behavior							
Default V	ult Value 0x00h												
Read/Write R R R R R R R									RW				
Bits	Name			Description	n								
[7:2]	Reserve	ed		Reserved									
[1:0] = 00 : HiZ shutdown (default), [1:0] = 01 : Soft-shutdown, [1:0] = 10 : Turn on the low-side MOSFET													
	[1:0] = 10 : Furth of the low side Medi E1												

Command Comman		· <del>-</del>	ıto.									
Bits	OCIS D V	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
Name				N	MFR_DVS_0	Compensat	e					
Default Valu	ie				0x0	)1h						
Read/Write		R	R R R R R RW RW									
Bits	Name		Description									
[7:2]	Reserve	d		Reserved								
[1:0]					0.625uA, [1 JT_TRANSI 1.25uA, [1: JT_TRANSI 2.5uA, [1:0 JT_TRANSI	1:0] = 10 : 1 ITION rate i 0] = 10 : 2.5 ITION rate i ] = 10 : 5uA ITION rate i	is 1mV/us: .25uA, [1:0] is 4mV/us: 5uA, [1:0] = is 8mV/us: i, [1:0] = 01: is 16mV/us [1:0] = 01:	= 01: 2.5uA 01: 5uA 10uA :				

Command Code: DDh												
Description:	Description: Sets Ai-gain for LL.											
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
Name			MFR_Load_Line									
Default Valu	e		0x03h									
Read/Write		R	R	R	R	R	R	RW	RW			
Bits	Name			Description	า							
[7:2]	Reserve	·										
[1:0]	$[1:0] = 00 : 0.25, [1:0] = 01 : 0.50, \\ [1:0] = 10 : 0.75, [1:0] = 11 : 1.00 (default)$											



Comman	mmand Code: DEh											
Descripti	on: Sets IOl	JT gain cal	ibration for	the READ_	IOUT result	and the IC	OUT_SLOW	_OC_FAUL	T_LIMIT &			
IOUT_F/	AST_OC_FA	ULT_LIMIT.										
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
Name					MFR_IOUT	_CAL_GAIN						
Default V	Default Value 0x00h											
Read/Write R R				R	R	RW	RW	RW	RW			
Bits	Name			Description								
[7:4]	Reserve	ed		Reserved								
				[3:0] = 0h	: 0% (defaul	lt), [3:0] = 11	า : 0.78%, [จ	3:0] = 2h : 1	.56%, [3:0]			
					%, [3:0] = 4h							
[3:0]	IOUT ga	iin		[3:0] = 7h : 5.47%, [3:0] = 8h : -6.25%, [3:0] = 9h : -5.47%, [3:0] = Ah :								
				-4.69%, [3:0] = Bh : -3.91%, [3:0] = Ch : -3.13%, [3:0] = Dh : -2.34%,								
				[3:0] = Eh	: -1.56%, [3:	01 = Fh : -0	.78%					

Comman	nd Code: DF	h									
Descripti	ion: Sets ab	solutely qui	ck response	e threshold f	or no load-li	ne.					
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
Name			MFR_ABS_QR								
Default V	/alue			0x00h							
Read/Wr	ite	RW	RW	RW R R R R							
Bits	Name			Description	on						
[7:5]	ABS_QF	R_TH		ABS_QR Starting Trigger Threshold ABS_QR TH = 15mV + [7:5] x 5mV, except [7:5]=000 is disable.							
[4:0]	Reserved Reserved										

Command	Code: E0	h									
Description	i: Sets VC	OUT_RPT g	ain calibrati	on for the RI	EAD_VOUT	result.					
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
Name				N	IFR_VOUT	_RPT_GAIN	1				
Default Valu	ue		0x00h								
Read/Write		R	R	R	R	R	RW	RW	RW		
Bits	Name			Descriptio	Description						
[7:3]	Reserve	ed		Reserved							
				[2:0] = 000	: 0% (defau	ult), [2:0] = 0	01:-2.34%	$_{0}$ , [2:0] = 010	): -4.68%,		
[2:0]	VOUT_F	RPT gain			[2:0] = 011 : -7.02%, [2:0] = 100 : -9.36%, [2:0] = 101 : -11.7%, [2:0]						
				= 110 : -14	.04%, [2:0]	= 111 : -16.3	38%				



Command	Code: E1	h										
Description	n: The MF	R_IOUT_ F	AST_OC _	FAULT_RES	SPONSE co	mmand set	s the respor	nse type to a	an over-			
current fault	t.											
BitsBit7Bit6Bit5Bit4Bit3Bit2B								Bit1	Bit0			
Name				MFR_IOUT	_ FAST_O	C_FAULT_R	RESPONSE					
Default Val	ue		0xB9h									
Read/Write	)	RW	RW	RW RW RW RW RW								
Bits	Name		Description									
				[7:6] = 00: No shutdown (ignore fault response mode) [7:6] = 10: The device shuts down and responds according to the								
[7:6]	Respons	se		retry setting in bits [5:3].								
					g in bits [5.3 mbinations	-	inad					
[5.0]	Dotro	44:		+								
[5:3]	Retry se	tting		[5:0] = 000 000: Latched shutdown								
	[5:0] = 111 001: Hiccup shutdown, retry delay time is 100ms +											
[2:0]	Retry de	lay time		TON_DELAY.								
				All other co	mbinations	are not def	ined.					



#### **Thermal Considerations**

The junction temperature should never exceed the absolute maximum junction temperature T<sub>J</sub>(MAX), listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

$$PD(MAX) = (TJ(MAX) - TA) / \theta JA$$

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-

ambient thermal resistance,  $\theta_{JA}$ , is highly package dependent. For a WQFN-48L 7x7 package, the thermal resistance,  $\theta_{JA}$ , is 26.5°C/W on a standard JEDEC 51-7 high effective-thermal-conductivity four-layer test board. The maximum power dissipation at  $T_A = 25$ °C can be calculated as below :

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (26.5^{\circ}C/W) = 3.77W$  for a WQFN-48L 7x7 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed  $T_{J(MAX)}$  and the thermal resistance,  $\theta_{JA}$ . The derating curves in Figure 23 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.





Figure 23. Derating Curve of Maximum Power Dissipation



## **Outline Dimension**



Pin #1 ID and Tie Bar Mark Options

Note: The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.


	Cumbal	Dimensions	n Millimeters	Dimension	s In Inches
	Symbol	Min	Max	Min	Max
	Α	0.700	0.800	0.028	0.031
A1		0.000	0.050	0.000	0.002
	A3	0.175	0.250	0.007	0.010
b		0.200	0.300	0.008	0.012
	D	6.950	7.050	0.274	0.278
D2	Option1	5.050	5.250	0.199	0.207
D2	Option2	5.600	5.700	0.220	0.224
	Е	6.950	7.050	0.274	0.278
E2	Option1	5.050	5.250	0.199	0.207
	Option2	5.600	5.700	0.220	0.224
	е	0.5	500	0.0	)20
	L	0.350	0.450	0.014	0.018

W-Type 48L QFN 7x7 Package

Note: The package of RTQ8825 uses Option1.



# **Footprint Information**



Package		Number of	r of Footprint Dimension (mm)									Toloropoo
		Pin	Р	Ax	Ау	Вх	Ву	С	D	Sx	Sy	Tolerance
V/W/U/XQFN7*7-48 Option1 Option2		40	0.50	7.00	7.00	6.40	6.40	0.05	0.20	5.30	5.30	.0.05
		48	0.50	7.60	7.60	6.10	6.10	0.65	0.30	5.65	5.65	±0.05


Note: The package of RTQ8825 uses Option1.

February 2024




# **Packing Information**

#### **Tape and Reel Data**



Package Type	Tape Size (W1) (mm)	Pocket Pitch (P) (mm)	Reel Si	ze (A) (in)	Units per Reel	Trailer (mm)	Leader (mm)	Reel Width (W2) Min./Max. (mm)
QFN/DFN 7x7	16	12	330	13	2,500	160	600	16.4/18.4



C, D, and K are determined by component size.

The clearance between the components and the cavity is as follows:

- For 16mm carrier tape: 1.0mm max.

Tono Sizo	W1 P		В		F		Ø٦		Н	
Tape Size Max.		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.
16mm	16.3mm	11.9mm	12.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	0.6mm

DSQ8825-01



#### **Tape and Reel Packing**

Step	Photo/Description	Step	Photo/Description
1	Reel 13"	4	1 reel per inner box <b>Box G</b>
2	HIC & Desiccant (2 Unit) inside	5	6 inner boxes per outer box
3	Caution label is on backside of Al bag	6	Outer box Carton A

Container	Reel Size Units			Box		Carton			
Package			Item	Reels	Units	Item	Boxes	Units	
QFN and DFN 7x7	13"	2,500	Box G	1	2,500	Carton A	6	15,000	

DSQ8825-01 February 2024



#### **Packing Material Anti-ESD Property**

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
$\Omega$ /cm <sup>2</sup>	10 <sup>4</sup> to 10 <sup>11</sup>					

### **Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2024 Richtek Technology Corporation. All rights reserved.

RICHTEK



**Datasheet Revision History** 

Version	Date	Description	Item
01	2024/2/6	Modify	Ordering Information on P2 Recommended Operating Conditions on P9 Application Information on P24, 34 Outline Dimension on P72 Footprint Information on P73 Packing Information on P74, 75, 76