## Single Rail 6-Phase PWM Controller with PMBus

## **General Description**

The RTQ8826 is a 6/5/4/3/2/1 phase synchronous buck controller. The RTQ8826 adopts G-NAVP<sup>TM</sup> (Green Native AVP), which is Richtek's proprietary topology derived from finite DC gain of EA amplifier with current mode control, making it easy to set the droop to support all CPU/Microprocessor requirements of AVP (Adaptive Voltage Positioning). Based on the G-NAVP<sup>TM</sup> topology. the RTQ8826 features a new generation of quick response mechanism (Adaptive Quick Response, AQR) to optimize AVP performance during load transient and reduce output capacitors. The RTQ8826 supports VID on-the-fly function with four different slew rates via PMBus command setting. The DAC converts the VOUT\_COMMAND code ranging from 0.25V to 1.516V with 1.953mV per step. The RTQ8826 integrates a high accuracy ADC for platform and function settings, such as SPS type, PMBus address, boot voltage and loadline. The RTQ8826 provides reset Vout function, Vout to be set to the VBOOT value while the RESET# pin is asserted low. The RTQ8826 provides VR\_Ready and thermal indicators. It also features complete fault protection functions including over-voltage (OV), undervoltage (UV), slow over-current (SLOW\_OC), fast overcurrent (Fast\_OC), over-temperature (OT) and undervoltage lockout (UVLO). The RTQ8826 supports several functions which can be set by I2C/PMBus interface.


### **Applications**

- Networking system
- Telecom, Datacom and Server system
- Point-of-load power supply (DSP, ASIC, FPGA)

### Features

- 6/5/4/3/2/1 Phase PWM Controller
- G-NAVP<sup>™</sup> (Green Native Adaptive Voltage Positioning) Topology
- Output Voltage Ranges from 0.25V to 1.516V
- Embedded LDO for Dr.MOS 3.3V PWM Level
- Pin Programmable 27 VBOOT Voltages
- Current Sensing by Either Current Type or Voltage Type SPS
- Digital Current Balancing with Programmable Gain for Thermal Balancing
- Differential Output Voltage Sense for High Output Accuracy
- Supports Start-Up Into Pre-Bias Voltage
- Pin Selection for Enabling Load-Line Function
- Supports Returning to VBOOT from Existing Voltage or from 0V
- PMBus v1.3 Compliant Serial Interface
  - Pin Selectable 16 Addresses
  - 1.8V and 3.3V Logic Level Compliant
  - ▶ SMBALERT#
  - Internal Non-Volatile Memory (NVM) to Store Custom Configurations
  - Programmable Power Up/Down Timing
  - ▶ Monitoring for Vout, lout and Temperature
  - Selectable Latch or Autonomous Recovery After Shutdown Due to Fault
  - Extensive Fault Detection and Protection Capability
  - ▶ VIN & VCC Input Pins UVLO
  - Averaged Output SLOW/FAST\_OC Protection
  - Output OV & UV Protection
  - Output Temperature Warning & Protection
  - Indicator for VR\_Ready & VR\_Hot#
- Small 48-Lead WQFN Package

### Simplified Application Circuit



## RICHTEK

## **Ordering Information**

### RTQ8826**□**□

<sup>—</sup>Package Type QW : WQFN-48L 7x7 (W-Type) (Exposed Pad-Option 1)

Lead Plating System G : Richtek Green Policy Compliant

### Note:


Richtek products are Richtek Green Policy compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.

## **Marking Information**

RTQ8826 GQW YMDNN RTQ8826GQW : Product Number YMDNN : Date Code

## Pin Configuration





WQFN-48L 7x7

Copyright © 2024 Richtek Technology Corporation. All rights reserved.

www.richtek.com


## **Functional Pin Description**

Pin No.	Pin Name	Pin Function
1, 13, 14, 15, 16, 17, 36, 38	NC	No internal connection.
2	PWM6	Phase #6 PWM output. This signal is used to drive the PWM input of the FET diver IC. Unused PWM pins should be left unconnected. The tri-state window = 1.1V to 2V.
3	PWM5	Phase #5 PWM output. Refer to PWM6 description.
4	PWM4	Phase #4 PWM output. Refer to PWM6 description.
5	PWM3	Phase #3 PWM output. Refer to PWM6 description.
6	PWM2	Phase #2 PWM output. Refer to PWM6 description.
7	PWM1	Phase #1 PWM output. Refer to PWM6 description.
8	I2C_SDA	PMBus/I2C data signal.
9	I2C_SCL	PMBus/I2C clock signal.
10	VR_HOT#	Thermal warning flag. This open-drain output will be pulled low in the event of a sensed over-temperature warning without disabling the regulators.
11	VR_READY	Voltage regulator "Ready" output signal for rail A. The VR_READY indicator will be asserted when the controller reaches the VBoot voltage. This open-drain output requires an external pull-up resistor. The VR_READY will be pulled low when a shutdown fault occurs.
12	EN	Active high output enable input. Faults will be cleared when EN is reasserted.
18	VBOOT2	Sets boot voltage with VBOOT pins via resistor tied to ground. There are 27 VBOOT voltages ranging from 0.602V to 1.211V.
19	VBOOT1	Refer to VBOOT1 description.
20	VBOOT0	Refer to VBOOT0 description.
21	VSEN	Positive differential voltage sense input. Connect to positive remote sensing point.
22	RGND	Negative differential voltage sense input. Connect to negative remote sensing point.
23	ISEN1N	Phase #1 current sense inputs. The ISEN1N and ISEN1P pins are used to
24	ISEN1P	differentially sense the corresponding channel current.
25	ISEN2N	Phase #2 surrent sense inputs Defer to ISENID/N description
26	ISEN2P	Phase #2 current sense inputs. Refer to ISEN1P/N description.
27	ISEN3N	Phase #3 current sense inputs. Refer to ISEN1P/N description.
28	ISEN3P	rnase #3 current sense inputs. Relet to ISENTP/N description.
29	ISEN4N	Phase #4 surrent conce inpute Pofer to ISENIAD/N description
30	ISEN4P	Phase #4 current sense inputs. Refer to ISEN1P/N description.
31	ISEN5N	Dhood #E ourrent conce inpute Defer to ICENIAD/NL description
32	ISEN5P	Phase #5 current sense inputs. Refer to ISEN1P/N description.

Pin No.	Pin Name	Pin Function
33	ISEN6N	Dhoose #C surrent conce inpute Defer to ISENIAD/NI description
34	ISEN6P	Phase #6 current sense inputs. Refer to ISEN1P/N description.
35	COMP	Error amplifier output.
37	FB	Error amplifier voltage feedback.
39	SMBALERT#	SMB_ALERT# output. Active low.
40	RESET#	Return to VBoot input pin. When asserted (active low), VOUT to be set to the VBoot value.
41	SET1	Sets PMBus address, SPS type and enabling load-line function with SET2 pin via resistor tied to ground.
42	DRVEN	External driver mode control. Must connect this pin directly to EN pin of smart power stage (SPS).
43	TSEN	Input pin for external temperature measurement.
44	SET2	Refer to SET1 description.
45	VIN	VIN (+12V) voltage divider input. The VIN pin must be connected to +12V supply through a resistor divider and is used to guarantee a valid input voltage before starting up (input under-voltage lockout).
46	TON	Input voltage sense pin. Connect a low pass filter of which time constant is at the switching frequency to this pin for setting on-time.
47	VCC	$5V$ power supply input to controller. This pin should be connected to the system + $5V$ supply and decoupled using high quality $1\mu F$ ceramic capacitors.
48	PWM_VCC	Internally generated 3.3V. This pin is provided for attaching external decoupling capacitors only. Use decoupling ceramic capacitors with high quality $0.1\mu$ F/X7R + $4.7\mu$ F/X7R, and the minimum effective capacitance should be more than $1\mu$ F. It is suggested to place the capacitors as close to PWM_VCC pin as possible. This pin has limited source and sink capability and should not be used to drive external components.
49 (Exposed Pad)	GND	Ground. The exposed pad must be soldered to a large PCB and connected to GND with enough via numbers for maximum power dissipation.



### **Functional Block Diagram**





## Operation

### G-NAVP<sup>TM</sup> Control Mode

The RTQ8826 adopts G-NAVP<sup>TM</sup> (Green Native AVP), which is Richtek's proprietary topology. It is derived from current mode constant on-time control with finite DC gain of error amplifier and DC offset cancellation. The topology can achieve easy load-line design and provide high DC accuracy and fast transient response. When sensed current signal reaches sensed voltage signal, RTQ8826 generates a PWM pulse to achieve loop modulation. The left part in Figure 1 shows the basic G- NAVP<sup>TM</sup> behavior waveforms. The COMP signal is the sensed voltage, that is inverted and amplified signal of output voltage. While current loading is increasing, referring to the right part in Figure 1, COMP rises due to output voltage droop. Then rising COMP forces PWM to turn on earlier and closely. While inductor current reaches loading current, COMP enters another steady state of higher voltage, and the corresponding output voltage is in the steady state of lower voltage. The load-line, output voltage drooping by an amount proportional to loading current, is achieved.




Figure 1. G-NAVP<sup>TM</sup> Behavior Waveform

### POR/POR\_NVM

NVM loading of the RTQ8826 begins after VCC crosses its rising VCC\_POR\_NVM threshold. When POR\_NVM conditions are met, RTQ8826 will load NVM into the control registers.

Initialization of the RTQ8826 begins after VCC crosses its rising VCC\_POR threshold. When POR conditions are met, the internal 3.3V LDO is enabled and begins pin setting indicated by the SET pin resistor value.

### PMBus Interface/Control Logic/Configuration

### Registers

The PMBus Interface receives or transmits signal with system host/bus master. Control logic executes command (Read/Write registers) and sends related signals to control VR. Configuration registers include function setting registers and PMBus basic required registers.

#### **IMON Filter**

The IMON Filter is used to average current signal by analog low-pass filter. It outputs IMON<sub>AVG</sub> to the MUX of ADC for current reporting.

Copyright © 2024 Richtek Technology Corporation. All rights reserved.	RICHTEK	is a registered trademark of Richtek Technology Corporation.				
www.richtek.com		DSQ8826-02	February	2024		
-						

### **MUX and ADC**

The MUX supports the inputs of SET1, SET2, VBOOT, TSEN, VSEN and IMONAVG. The ADC converts these analog signals to digital codes for reporting or function settings.

### UVLO

The RTQ8826 provide the input under-voltage lockout (UVLO) with VIN and VCC pins. When the VIN falls below VIN\_OFF(36h) or the VCC falls below VCC\_POR threshold, the UVLO fault is asserted. The device will stop power conversion to make sure the device works properly. For more information, see Application Information and Table 3.

#### Loop Control/Protection Logic

It controls power-on/off sequence, protections and PWM sequence.

### DAC

Generates a reference VID voltage according to the VID code sent by Control Logic. According to VOUT\_COMMAND command, Control Logic dynamically changes VID voltage to the target with required slew rate.

#### ERROR AMP

Inverts and amplifies the difference between output voltage and VID with externally setting finite DC gain. The output signal is COMP for PWM triggers.

#### PER CSGM

Senses per-phase inductor current. The outputs are used for loop response, Current Balance, current reporting and over-current protection.

### SUM CSGM

Senses total inductor current with RIMON gain adjustment. SUM CSGM output is used for PWM trigger.

#### RAMP

RAMP helps loop stability and transient response.

### PWM CMP

The PWM comparator compares COMP signal and sum current signal based on RAMP to trigger PWM.

### Offset Cancellation

Cancel the current signal/comp voltage ripple issue to control output voltage accuracy.

### **Current Balance**

Per-phase current sense signal is compared with sensed average current. The comparison result adjusts each phase PWM width to optimize current and thermal balance.

### AQR/ABS\_QR

AQR is a new generation of quick response mechanism (Adaptive Quick Response, AQR) which detects loading rising edge and allows all PWM to turn on. PWM pulse width triggered by AQR is adaptive to loading level. Absolutely Quick Response (ABS\_QR) is used in the no load-line system which detects the absolute value of output voltage drop. The RTQ8826 also provides various ABS\_QR threshold via MFR\_ABS\_QR (DFh) register and AQR threshold via MFR\_AQR (D8h) register.

#### **TONGEN/Driver Interface**

PWM comparator output signal triggers TONGEN to generate PWM pulse. The PWM sequence is controlled by Loop Control. PWM pulse width is determined by frequency setting, current balance output, Adaptive Quick Response (AQR) and ABS-QR settings. Once AQR is triggered, VR allows all PWM to turn on at the same time. Driver interface provides high/low/tri-state to drive external driver. In addition, PWM state is controlled by protection logic. Different protections force required PWM state.

### OVP/UVP/SLOW\_OCP/FAST\_OCP/OTP/VIN\_UVLO/ SPS\_FAULT

Over-voltage protection/Under-voltage protection / Slow over-current protection / Fast over-current protection / Over-temperature protection / Input Voltage undervoltage lockout/Smart Power Stage device fault protection.



## Absolute Maximum Ratings (Note 1)

0.3V to 6.5V
0.3V to 28V
0.3V to 6.5V
0.3V to 6.5V
0.3V to 0.3V
0.3V to 6.8V
260°C
150°C
–65°C to 150°C

## ESD Ratings (Note 2)

HBM (Human Body Model)	2kV
------------------------	-----

## Recommended Operating Conditions (Note 3)

VR Supply Voltage to GND	4.5V to 24V
Supply Input Voltage, VCC	4.5V to 5.5V
Junction Temperature Range	40°C to 125°C

### Thermal Information (Note 4)

•	WQFN-48L 7x7, θJA	26.5°C/W
•	WQFN-48L 7x7, θJC(Top)	- 10.3°C/W

## **Electrical Characteristics**

(V<sub>CC</sub> = 5V, typical values are referenced to  $T_J$  = 25°C, Min and Max values are referenced to  $T_J$  from -40°C to 125°C, unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Supply Voltage Range	Vcc		4.5		5.5	V
Controller Supply Current	Ivcc	VCC = 5V EN = L, no switching	6	9	12	mA
VCC Power-ON Reset (POR)	VCC_POR_R	Rising edge	4.2	4.3	4.4	V
VCC FOWEI-ON RESEL (FOR)	$\Delta VCC_POR_F_HYS$	Falling edge hysteresis	150	190	230	mV
VCC Power-ON Reset for NVM	VCC_POR_NVM_R	Rising edge		3.2	3.6	V
(POR_NVM)	VCC_POR_NVM_F	Falling edge	2.6	2.8		
VIN						
Sensing Power Stage Input Voltage Divider Range	Vin		1.1		3	V
TON						
Sensing Power Stage Input Voltage Range	VTON		4.5		17	V

## **RTQ8826**

Paramet	er	Symbol	Test Conditions	Min	Тур	Max	Unit
EN		1 -					
VR Enable Threshold	Logic-High	VIH_EN		0.7			V
VR Disable Threshold	Logic-Low	VIL_EN				0.6	V
Leakage Current of	EN	ILEAK_EN		-1		1	μA
SETx, VBOOTx							
Current Source from and VBOOTx pins	n SETx pins	ISET	V(SET) = 1.6V	77	80	83	μA
I2C_SCL, I2C_SDA	\I/O						
I2C_SCL/I2C_SDA	Logic-High	VIH_I2C		1			V
Threshold	Logic-Low	VIL_I2C				0.6	V
Leakage Current of I2C_SCL/I2C_SDA		ILEAK_I2C	I2C_SCL/SDA = H	-1		1	μA
Active Low Voltage	of I2C_SDA	VI2C_SDA	I <sub>I2C_SDA</sub> = 10mA	0.04		0.13	V
PMBus Interface T	iming Chara	cteristics					
SCL Clock Rate		fscl		10		1000	kHz
Hold Time (Repeate Condition.	ed) Start	thd;sta		0.26			μs
Low Period of the S	CL Clock	tLOW		0.5			μs
High Period of the SCL Clock		tнigн		0.6		50	μs
Set-Up Time for a R START Condition	Repeated	tsu;sta		0.26			μs
Data Hold Time		thd;dat		0			ns
Data Set-Up Time		tsu;dat		50			ns
Set-Up Time for ST Condition	OP	tsu;sto		0.26			μs
Bus Free Time Betw STOP and START (		tBUF		0.5			μs
I2C_SCL/I2C_SDA	Rise time	tR				120	ns
I2C_SCL/I2C_SDA	Fall time	tF				120	ns
RESET#							
RESET#	Logic-High	VIH_RESET		0.8			V
Threshold	Logic-Low	VIL_RESET				0.4	v
TSENx							
Input Voltage Range	e			0		2	V
ISENxN							
Common Mode Volt	age Range	VISENXN		1.19	1.32	1.45	V
Current Sensing A	mplifier						
Impodence et Dest		RISENxP	I-type SPS	1			MΩ
Impedance at Positi	ive input	RISENxP	V-type SPS	4.25	5	5.75	kΩ

Copyright © 2024 Richtek Technology Corporation. All rights reserved.



Deverator	Cumb al	Toot Conditions	M1:	<b>T</b>	Mex	11
Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Current Sense Input Voltage	VCSIN_V-type SPS	Differential voltage range of current sense input. (VCSIN = ISENxP - ISENxN)	-40		400	mV
Current Sense input Voltage	VCSIN_I-type SPS	Differential voltage range of current sense input. (VCSIN = ISENxP - ISENxN)	-10		100	IIIV
Current Sense Gain Error	Amirror	Internal current mirror gain of per phase current sense. (AMIRROR = IMONx / ICS,PERx)	0.95	1	1.05	A/A
PWM Output						
PWM_VCC	VPWM_VCC		3	3.3	3.6	V
PWM Driving Capability		·				
PWM Source Resistance	Rpwm_src			30		Ω
PWM Sink Resistance	RPWM_SNK			10		Ω
VR_READYx						
Output Voltage Low of VR_READY	VOL_VR_READY	IVR_READY = 10mA		0.13	0.2	V
SMBALERT#, VR_HOT#		·				
Output Voltage Low of SMBALERT#/VR_HOT#	VOL_SMBALERT# VOL_VR_HOT#	ISMBALERT# = 10mA IVR_HOT# = 10mA			0.13	V
Leakage Current of SMBALERT#/VR_HOT#	ILEAK_SMBALERT# ILEAK_VR_HOT#	SMBALERT# = H VR_HOT# = H	-1		1	μA
ton Setting						
ON-Time Setting	ton	VIN = 12V, VID = 1V, freq. = 410kHz, kTON = 1		208		ns
DAC Voltage Characteristics		·				
DAC Voltage Range	DAC		0.25		1.516	V
		VID = 1.516V, 1.2V, 1V, 0.746V;TJ from –10°C to 125°C	-1		1	0/
DAC Voltage Accuracy	DAC(acc)	VID = 1.516V, 1.2V, 1V, 0.746V ; TJ from -40°C to 125°C	-1.3		1.3	%
Telemetry for VOUT/IOUT/Ten	perature					
	Mvout	Range by VID setting	0		1.516	V
Output Voltage Measurement	MVOUT(acc)	Accuracy	-10		10	LSB
	MVOUT(Isb)	Bit Resolution		1.953		mV
	Мюит	Range	0		416	А
		Accuracy, IOUT ≤ 120A	-4.5		4.5	LSB
Output Current Measurement	MIOUT(acc)	Accuracy, IOUT > 120A	-5		5	%
	MIOUT(Isb)	Bit Resolution		1		А

## **RTQ8826**

Parameter		Symbol	Test Conditions	Min	Тур	Max	Unit
		Mtemp	Range	-75		175	
Temperature Measure	urement	Mtemp(acc)	Accuracy	-4		4	°C
		Mtemp(lsb)	Bit Resolution		1		
Protections							
Sensing Input	VIN_ON	Vin_on	Programmable range, 10 different settings	1.2		3	V
Voltage Divider		VIN_ON(acc)	Accuracy	-1.5		1.5	%
Under-Voltage Lockout (UVLO)	VIN_OFF	VIN_OFF	Programmable range, 10 different settings	1.1		2.9	V
		VIN_OFF(acc)	Accuracy	-1.5		1.5	%
		VOV(acc)	$VID \ge 1V$	-1.5		1.5	%
OVP Threshold Acc	curacy		VID < 1V	-15		15	mV
Debounce Time of	All OVP	DT_OVP			0.5		μs
			$VID \ge 1V$	-1.5		1.5	%
UVP Threshold Acc	uracy	VUV(acc)	VID < 1V	-25		25	mV
Debounce Time of	UVP	DT_UVP			3		μS
Slow OCP Thresho	ld Accuracy	ISLOW_OC(acc)		-3.5		3.5	%
Fast OCP Threshold Accuracy		IFAST_OC(acc)	(Note 5)	-5		5	%
OT_FAULT Threshold Accuracy		TOT_FAULT(acc)		-4		4	°C
OT_WARNING Threshold Accuracy		TOT_WARN(acc)		-4		4	°C
SPS FAULT Threshold		VSPS_FAULT	Driver Fault Comp. Threshold	2	2.2	2.24	V

Note 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Note 2. Devices are ESD sensitive. Handling precautions are recommended.


Note 3. The device is not guaranteed to function outside its operating conditions.

Note 4. For more information about thermal parameters, see the Application and Definition of Thermal Resistances report, AN061.

Note 5. Not subject to production test - verified by design and/or characterization.



## **Typical Application Circuit**





\* An optional resistor for I-type SPS is suggested to be 249 $\Omega$ 





## **Typical Operating Characteristics**


RICHTEK














Power On from VIN









## Time (500µs/Div)


RICHTEK Copyright © 2024 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.



























Time (50ms/Div)


Copyright © 2024 Richtek Technology Corporation. All rights reserved.










Dynamic-VID Down with slow SR (1mV/µs)









Dynamic-VID Down with Fast SR (16mV/µs)









#### Copyright © 2024 Richtek Technology Corporation. All rights reserved.






TSEN

(200mV/Div) SMBALERT#


(3V/Div)


VR\_HOT#


(3V/Div) PWM1












RICHTEK


**RESET#** Function (Return to VBOOT)

Time (5ms/Div)


**VR Thermal Warning** 








Copyright © 2024 Richtek Technology Corporation. All rights reserved.



#### RICHTEK Copyright © 2024 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. DSQ8826-02 February 2024 www.richtek.com

17






## **Application Information**

Richtek's component specification does not include the following information in the Application Information section. Thereby no warranty is given regarding its validity and accuracy. Customers should take responsibility to verify their own designs and reserve suitable design margin to ensure the functional suitability of their components and systems.

The RTQ8826 is a 6/5/4/3/2/1 phase synchronous buck controller. The RTQ8826 uses an ADC to implement all kinds of settings to save the total pin number for ease of use and saving PCB space. The RTQ8826 is used in networking or telecom system.

#### **Startup Configuration**

The RTQ8826 is the state-machine based power management as shown in Figure 2 shows the statemachine. The operation is controlled by applicationspecific configuration settings loaded into the control registers. For typical applications, the control registers are pre-programmed at the factory and stored in the onchip nonvolatile memory (NVM). However, the control registers can also be reprogrammed in the field via the serial communication PMBus and stored into the NVM.



#### **Power-ON Configuration**

Supply a single +5.0V (VCC) to the RTQ8826 to start power-on. Figure 3 shows the power-on timings. NVM loading of the RTQ8826 begins after VCC crosses its rising VCC\_POR\_NVM threshold. When POR\_NVM conditions are met, RTQ8826 will download NVM into the control registers. RTQ8826 operation is initialized while VCC exceeds VCC\_POR threshold. Note that for power-on during OTP & SPS\_Fault conditions, RTQ8826 will start from initialization after OTP & SPS\_Fault are cleared. During this period, the internal 3.3V LDO is enabled, and the PWM outputs are held in high impedance (Hi-Z) state to ensure the SPS remains off. Set the correct default levels for static input signals with pull-down resistors, such as the I2C address, enabling load-line, SPS type and VBOOT (SET1, SET2, and VBOOTx). The maximum time from VCC exceeding VIN POR threshold to initialization end is 5ms. When VCC and VIN satisfy their respective voltage conditions, the controller is in its shutdown state. It will transition to its active state and begin soft-start at the state of EN or OPERATION Command start-up. Note that SPS\_VCC is strongly suggested to be ready before the RTQ8826\_VCC exceeds VCC\_POR threshold.

Figure 2. State-Machine

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.
DSQ8826-02 February 2024 www.richtek.com

SPS_VCC								
RTQ8826_ 	VIN_ON t							
RTQ8826_			VCC_POR					
VCC VCC	POR_NVM							
EN & OPERATION 0x01h[7]								
STATE		NVM Download		Initialization	Inactive	Ton_ Delay	Ton_Rise	Active Regoin
-								
VOUT			←	Max: 5ms	$\rightarrow$			
							1	
VR_READY		i				1		80us
					1	i	I	<b>-</b>

Figure 3. Power-ON Timings

#### Initialization

During the Initialization state, the RTQ8826 measures the external temperatures, input voltage, and executes the calibration routines within the IC. To properly set the boot-up voltage, resistors with 1% tolerance must be connected from the VBOOT, VBOOT1 and VBOOT2 pins to the ground. Table 1 shows the boot-up voltage. To properly set the PMBus address (7-bit addressing), SPS type and enabling load-line function, resistors with 1% tolerance must be connected from the SET1 and SET2 pins to the ground. Table 2 shows the PMBus address, SPS type and enabling load-line function.

VBOOT2	VBOOT1	VBOOT0	VBOOT (V)
0Ω	0Ω	0Ω	0.602
0Ω	0Ω	16.9kΩ	0.625
0Ω	0Ω	31.6kΩ	0.648
0Ω	16.9kΩ	0Ω	0.672
0Ω	16.9kΩ	16.9kΩ	0.695
0Ω	16.9kΩ	31.6kΩ	0.719
0Ω	31.6kΩ	0Ω	0.742
0Ω	31.6kΩ	16.9kΩ	0.766
0Ω	31.6kΩ	31.6kΩ	0.789
16.9kΩ	0Ω	0Ω	0.813
16.9kΩ	0Ω	16.9kΩ	0.836
16.9kΩ	0Ω	31.6kΩ	0.859
16.9kΩ	16.9kΩ	0Ω	0.883
16.9kΩ	16.9kΩ	16.9kΩ	0.906
16.9kΩ	16.9kΩ	31.6kΩ	0.930
16.9kΩ	31.6kΩ	0Ω	0.953
16.9kΩ	31.6kΩ	16.9kΩ	0.977

Table 1. The Boot-up Voltage



VBOOT2	VBOOT1	VBOOT0	VBOOT (V)
16.9kΩ	31.6kΩ	31.6kΩ	1.000
31.6kΩ	0Ω	0Ω	1.023
31.6kΩ	0Ω	16.9kΩ	1.047
31.6kΩ	0Ω	31.6kΩ	1.070
31.6kΩ	16.9kΩ	0Ω	1.094
31.6kΩ	16.9kΩ	16.9kΩ	1.117
31.6kΩ	16.9kΩ	31.6kΩ	1.141
31.6kΩ	31.6kΩ	0Ω	1.164
31.6kΩ	31.6kΩ	16.9kΩ	1.188
31.6kΩ	31.6kΩ	31.6kΩ	1.211

### Table 2. The PMBus Address (7-bit format), SPS Type and Enabling Load-Line Function

SET2	SET1	SPS Type	Load- Line	PMBus Address	SET2	SET1	SPS Type	Load- Line	PMBus Address
	0Ω		no LL	68	10.51-0	0Ω	- V-type	no LL	70
	6.19kΩ			69		6.19kΩ			71
	9.09kΩ			6A		9.09kΩ			72
0kΩ	12.4kΩ			6B		12.4kΩ			73
	16.5kΩ			6C	16.5kΩ	16.5kΩ			74
	21.5kΩ			6D		21.5kΩ			75
	27.4kΩ			6E		27.4kΩ			76
	35.7kΩ			6F		35.7kΩ			77
	0Ω	V-type	LL*	68	21.5kΩ	0Ω		LL*	70
	6.19kΩ			69		6.19kΩ			71
	9.09kΩ			6A		9.09kΩ			72
6.19kΩ	12.4kΩ			6B		12.4kΩ			73
6.19KU	16.5kΩ			6C		16.5kΩ			74
	21.5kΩ			6D		21.5kΩ			75
	27.4kΩ			6E		27.4kΩ			76
	35.7kΩ			6F		35.7kΩ			77



SET2	SET1	SPS Type	Load- Line	PMBus Address	SET2	SET1	SPS Type	Load- Line	PMBus Address	
	0Ω			68		0Ω		no LL	70	
	6.19kΩ		no LL	69	07.41.0	6.19kΩ			71	
	9.09kΩ	]		6A		9.09kΩ			72	
0.0040	12.4kΩ			6B		12.4kΩ			73	
9.09kΩ	16.5kΩ			6C	27.4kΩ	16.5kΩ			74	
	21.5kΩ	I-type		6D		21.5kΩ			75	
	27.4kΩ			6E		27.4kΩ			76	
	35.7kΩ			6F		35.7kΩ			77	
	0Ω		1-туре		68		0Ω	I-type		70
	6.19kΩ		LL*	69	35.7kΩ	6.19kΩ		LL*	71	
	9.09kΩ			6A		9.09kΩ			72	
12.4kΩ	12.4kΩ			6B		12.4kΩ			73	
12.4K12	16.5kΩ			6C		16.5kΩ			74	
	21.5kΩ			6D		21.5kΩ			75	
	27.4kΩ			6E		27.4kΩ			76	
	35.7kΩ			6F		35.7kΩ			77	

\*The Ai-gain for LL is set by MFR\_Load\_Line\_DDh[[1:0].

#### Inactive State and Ton\_Delay

Upon completion of the Initialization process, the RTQ8826 will enter the Inactive State. Before the system can be started, the RTQ8826 will verify that the following conditions are satisfied:

1. VCC is valid: The voltage applied to VCC must exceed VIN POR for the internal power valid signal to be asserted. Otherwise. RTQ8826 will be shut down.

2. No shutdown faults are asserted.

3. VIN is valid: The voltage applied to VIN must exceed VIN ON threshold for the internal VIN valid signal to be asserted. Otherwise, a VIN UVLO fault will be issued.

4. EN is asserted: It is recommended that EN be asserted only after VCC and VIN are ready.

Once the above startup conditions are satisfied, the RTQ8826 will wait for a programmable period of time


(TON\_DELAY) before ramping up the output voltage. TON\_DELAY can be adjusted from 0ms to 51.0ms in 0.25ms increments.

#### Soft-Start (Ton Rise)

Prior to entering the Active Regulation state, the RTQ8826 performs a controlled, monotonic soft-start ramp of the voltage output. At the onset of soft-start, the RTQ8826 will perform а pre-bias condition measurement of the output voltage. The RTQ8826 will set the initial startup ramp voltage at the appropriate level so that it will not sink current from the pre-biased output. Soft-start is performed by actively regulating the output voltage while digitally ramping up a DAC reference voltage from the measured pre-biased voltage to VBOOT voltage. When the regulator ramps to the VBOOT voltage during the TON\_RISE time, it enters the Active Regulation State, and the VR READY pin is asserted after 80µs.

### **Active Regulation**

The RTQ8826 does not need a complex type III compensator to optimize control loop performance. It can adopt a type II compensator (one pole, one zero) in the G-NAVP<sup>TM</sup> topology to achieve the best performance in load-transient test. The one pole and one zero compensator is shown in Figure 4. REA2/REA1 is ERROR AMP gain and is suggested to be within 2.5



to 4.6 for better transient response.




Figure 4. Type II Compensator


#### Shutdown

The Shutdown state can be entered from either Soft Start or Active Regulation states through user intervention (de-asserting EN) or through a detected fault including over-temperature, over-current, input under-voltage, output over-voltage, output undervoltage and SPS fault conditions. For cases where the shutdown is caused by a fault, the resultant shutdown response is always Hi-Z where the output stage power FETs are immediately switched off. Once the RTQ8826 enters the shutdown state, the IC will be transformed to the inactive state.

#### Maximum Active phases Number

The number of active phases is determined by ISENxP voltages. Normally, the RTQ8826 operates as a 6phase PWM controller. Connecting directly or tie  $0\Omega$ from ISENA6P pin to VCC programs 5-phase operation, and connecting directly or tie  $0\Omega$  from ISENA5P pin to VCC programs 4-phase operation. The unused ISENxN pins and PWM pins can be floating.





23



### AC-droop

The RTQ8826 builds in AC-droop feature, and the output voltage is determined only by VID and does not vary with the loading current like load-line system behavior. The AC-droop can effectively suppress load transient ring back and control overshoot. Figure 6 shows the condition without AC-droop control. The output voltage without AC-droop control has extra ring back  $\Delta$ V2 due to C area charge. Figure 7 shows the condition with AC-droop control. While loading occurs, the RTQ8826 will temporarily change VID target to

short-term voltage target. Short-term voltage target is related to transient loading current  $\triangle$ Icc and can be represented as follows :

Short\_Term\_Voltage\_Target=VID-∆I<sub>CC</sub>×R<sub>11</sub>

The setting method of RLL is the same as loadline system. The short-term voltage target reverts to VID target slowly after a period of time. The short-term voltage target can help inductor current not to exceed loading current too much and then the ring back  $\Delta V2$  can be suppressed. The overshoot amplitude is reduced to only  $\Delta V3$ .




Figure 6. Without AC-droop Control








Figure 7. With AC-droop Control

### Load-line (RLL)

An output voltage load-line (Adaptive Voltage Positioning) is specified in CPU VR for power saving and output capacitance reduction. The characteristic of load-line is that the output voltage decreases by an amount proportional to the increasing loading current, i.e. the slope between output voltage and loading current (RLL) is shown in Figure 8. Figure 9 shows how the voltage and current loop parameters of RTQ8826 achieves load-line. The detailed equation is described as below :


For voltage type SPS :

$$R_{LL} = \frac{Current \ Loop \ Gain}{Voltage \ Loop \ Gain} = \frac{5mV}{1A} \times \frac{Ai}{\frac{REA2}{REA1}} \times \frac{5}{4}$$

For current type SPS :

$$R_{LL} = \frac{\text{Current Loop Gain}}{\text{Voltage Loop Gain}} = \frac{5\mu A}{1A} \times \frac{\text{Ai}}{\frac{\text{REA2}}{\text{REA1}}} \times 1250\Omega$$

Ai is current gain.  $\frac{R_{\text{EA2}}}{R_{\text{EA1}}}$  is ERROR AMP gain and suggested to be within 2.5~3.5 for better transient response. RLL can be programmed by Ai and  $\frac{R_{\text{EA2}}}{R_{\text{EA1}}}$  . Ai can be selected by MFR\_Load\_Line (DDh) register.









Figure 9. Voltage Loop and Current Loop for Load-line

### **Dynamic VS (DVS) Compensation**

During VOUT transition, an extra current is required to charge output capacitor for increasing voltage. The charging current approximates to the product of the DVS slew rate and output capacitance. For droop system, the extra charging current induces extra voltage droop so that the output voltage cannot reach target within the specified time. The extra voltage drop approximates to DVS Slew Rate x Output Capacitance x RLL (RLL is the load-line slope,  $\Omega$ ). This phenomenon is called droop effect. How charging current affects loop is illustrated in Figure 10. DVS compensation function is shown in Figure 11. An internal current IDVS\_LIFT is sinking internally from FB pin to generate DVS compensation IDVS\_LIFT x REA1. IDVS\_LIFT can be set via MFR\_DVS\_Compensate (DCh) register. For different scale of DVS SR, IDVS\_LIFT is internally adjusted. Compensating magnitude can also be adjusted by REA1. When DAC reaches the target, the inductor current is still high and needs time to settle down to the DC loading current. ERROR AMP compensation (resistance and capacitance network among VSEN, FB and COMP) also affects DVID behavior. The final setting should be based on the actual measurement.





 Copyright © 2024 Richtek Technology Corporation. All rights reserved.
 RICHTEK is a registered trademark of Richtek Technology Corporation.

 www.richtek.com
 DSQ8826-02
 February 2024

## **RTQ8826**




Figure 11. DVS Compensation

#### **Differential Remote Sense Setting**

The VR provides differential remote-sense inputs to eliminate the effects of voltage drops along the board traces, SOC internal power routes and socket contacts. The SOC contains on-die sense pins, VCC\_SENSE and VSS\_SENSE. The related connection is shown in Figure 12. The DAC voltage is referred to RGND to provide accurate voltage at remote SOC side. While SOC is not mounted on the system, two resistors of typical 100 $\Omega$  are required to provide output voltage feedback.




Figure 12. Remote Sensing Circuit

#### **Switching Frequency**

The topology G-NAVP<sup>TM</sup> (Green Native AVP) is one kind of current-mode constant on-time control. It generates an adaptive TON (PWM) with input voltage (VIN) for better line regulation. The TON is also adaptive to DAC voltage. For DAC < 0.6V application, the

adaptive TON is based on constant current ripple concept for better output voltage ripple size control. For DAC  $\geq$  0.6V application, the adaptive TON is based on constant frequency concept for better efficiency performance. Figure 13 shows the relationships between switching frequency vs DAC and current ripple vs DAC. The RTQ8826 provides a parameter setting of kTON to design TON width. The kTON is set via MFR\_Kton (D7h) register.

The equations of TON are listed below :

$$DAC \ge 0.6V$$
,

$$\begin{split} T_{ON} = & 2.2634 \mu \times \frac{DAC}{k_{TON} \times (V_{IN} - 0.6V)} + 10 \text{ ns} \\ & 0.3 < DAC < 0.6V, \\ & T_{ON} = & 1.3584 \mu \times \frac{1}{k_{TON} \times (V_{IN} - DAC)} + 10 \text{ ns} \\ & DAC \leq & 0.3V, \\ & T_{ON} = & 1.3584 \mu \times \frac{1}{k_{TON} \times (V_{IN} - 0.3)} + 10 \text{ ns} \end{split}$$



The switching frequency can be derived from TON as shown below. The losses in the main power stage and driver characteristics are considered.

$$\mathsf{Freq} = \frac{\mathsf{DAC} + \frac{\mathsf{I}_{\mathsf{CC}}}{\mathsf{N}} \times (\mathsf{DCR} + \frac{\mathsf{R}_{\mathsf{ONLS,max}}}{\mathsf{n}_{\mathsf{LS}}} - \mathsf{N} \times \mathsf{R}_{\mathsf{LL}})}{\left[ \mathsf{V}_{\mathsf{IN}} + \frac{\mathsf{I}_{\mathsf{CC}}}{\mathsf{N}} \times \left( \frac{\mathsf{R}_{\mathsf{ON}_{\mathsf{LS},max}}}{\mathsf{n}_{\mathsf{LS}}} - \frac{\mathsf{R}_{\mathsf{ON}_{\mathsf{HS},max}}}{\mathsf{n}_{\mathsf{HS}}} \right) \right] \times \left( \mathsf{T}_{\mathsf{ON}} - \mathsf{T}_{\mathsf{D}} + \mathsf{T}_{\mathsf{ON},\mathsf{VAR}} \right) + \frac{\mathsf{I}_{\mathsf{CC}}}{\mathsf{N}} \times \frac{\mathsf{R}_{\mathsf{ON}_{\mathsf{LS},max}}}{\mathsf{n}_{\mathsf{LS}}} \times \mathsf{T}_{\mathsf{D}}$$

DAC : DAC voltage

VIN : input voltage

Icc : loading current

N : total phase number

R<sub>ONHS.max</sub> : maximum equivalent high-side RDS(ON) nHs : number of high-side MOSFETs

 $R_{ON_{LS,max}}$ : maximum equivalent low-side RDS(ON)

nLS : number of low-side MOSFETs

T<sub>D</sub> : summation of the high-side MOSFET delay time and rising time

TON, VAR : on-time variation value

DCR : inductor DCR

 $R_{LL}$ : loadline setting ( $\Omega$ )




Figure 13. Switching Frequency and Current Ripple with Different DAC

## **RTQ8826**

### Absolutely Quick Response (ABS\_QR) and


### Adaptive Quick Response(AQR)

The RTQ8826 provides Absolutely Quick Response (ABS\_QR) and Adaptive Quick Response (AQR) to optimize transient response for no load-line and loadline system respectively. Figure 14 shows the mechanism of Absolutely Quick Response (ABS\_QR) and Adaptive Quick Response (AQR). The output voltage is monitored at the VSEN pin. Absolutely Quick Response (ABS\_QR) is illustrated in Figure 14(a), the Vabs represents DAC minus ABS\_QR Threshold. Since the output voltage does not change with loading during steady-state in no load-line system, RTQ8826 detects the absolute value of output voltage drop. While the absolute value of output voltage drop exceeds ABS\_QR\_threshold, an ABS\_QR\_TRIG signal is generated to turn on all PWMs at the same time, and ABS\_QR\_TRIG width is decided by the duration that the output voltage drop exceeds the ABS\_QR\_threshold.


In load-line system, ABS\_QR is not applicable because output voltage decreases with the increasing loading current. Instead of ABS\_QR, RTQ8826 provides Adaptive Quick Response (AQR) which detects output voltage drop slew rate in Figure 14(b). While the slew rate exceeds the AQR threshold, AQR\_TRIG signal is generated until output voltage slew rate significantly slows down. The output voltage slew rate transition also indicates that inductor current almost reaches the loading current. Under such mechanism, AQR\_TRIG width is adaptive to variable loading step. The AQR starting trigger threshold equation is described as below :

AQR Starting Trigger Threshold = 
$$-4u \times \frac{dVSEN}{dt}$$


As ABS\_QR\_TRIG or AQR\_TRIG is triggered, PWM\_QR is generated by QR generation to force all PWMs to turn on simultaneously in Figure 14(c). For ABS\_QR, PWM\_QR pulse width is decided by output voltage drop and the maximum is adjustable by QR\_WD\_MAX(D8h[2:1]). For AQR, PWM\_QR pulse width is decided by slew rate of output voltage drop and the maximum is adjustable by QR\_WD\_MAX(D8h[2:1]). The RTQ8826 also provides various ABS\_QR threshold via MFR\_ABS\_QR (DFh) register and AQR threshold via MFR\_AQR (D8h) register. Smaller threshold indicates larger ABS\_QR\_TRIG or AQR\_TRIG width. For ABS\_QR, to avoid triggering ABS\_QR in the steady-state, note that the threshold should be larger than output voltage ripple. For AQR, to avoid triggering AQR in the steady-state, note that the threshold should be larger than the falling slew rate of output voltage ripple and the falling slew rate of overshoot.




(a). Absolutely Quick Response Mechanism



(b). Adaptive Quick Response Mechanism






## RICHTEK

### **Reset VOUT**

Without power cycling, the VOUT\_COMMAND value and the corresponding output voltage can be reset to the default value which is latched when the devices are powered up from VCC. When the RESET# pin is pulled low, the RTQ8826 sets the VOUT\_COMMAND value to the default value. Figure 15 shows the timing diagram for resetting the output voltage. When the RESET# pin is asserted low, after a short delay (greater than 2µs), the output voltage begins to transition from the current value to the default VOUT\_COMMAND value according to the slew-rate set in the VOUT\_TRANSITION\_RATE command. The reset VOUT mode selection in the MFR\_RESET \_RESPONSE\_Rail\_Fault\_Mode (DAh) register is set. The VOUT\_COMMAND value does not change to any values programmed in the VOUT\_COMMAND register while the RESET# pin is held low.



(a). Mode 1 : The output voltage begins to transition from the current value to the VBOOT value.




Figure 15. Output Voltage Reset

is a registered trademark of Richtek Technology Corporation.

## **RTQ8826**

#### **Output Voltage Discharge**


When the RTQ8826 is disabled through VIN, EN or PMBus OPERATION command, both the high-side and low-side MOSFETs are turned off. A discharge MOSFET connected between VSEN and GND is turned on to discharge the output voltage. The typical switch on-resistance of this MOSFET is about  $40\Omega$ .

#### Per Phase SPS Current Sense


To achieve higher efficiency, SPS current sense is accomplished by sensing each SPS IOUT output individually using a 1.32V common mode buffer ISENxN pin to provide biasing for the current sense signal. The current sense lines should be run as differential pairs from the SPS back to the RTQ8826 on the same layer. Differential voltage range of current sense input (VCSIN = ISENxP - ISENxN) is -40mV to 400mV with V-type SPS and -10mV~100mV with I-type SPS individually through pin setting with SET1 pin. For V-type SPS, SPS IOUT output voltage represents current information at 5mV/A. To prevent VCSIN from exceeding current sense amplifier input range, 1R is internally closed through pin setting, as illustrated in Figure 16(a). The internal current sense input is 0.25 time of VCSIN through resistance divider.

For I-type SPS, SPS IOUT output current represents current information at  $5\mu$ A/A. To prevent VCSIN from exceeding current sense amplifier input range, 1R is internally open through pin setting, and RIMON is suggested to be 249 $\Omega$  and must be placed at IC side, as illustrated in Figure 16(b).

The current signal ICS,PERx is mirrored for loadline controls current reporting and current balance. The mirrored current to IMONx is AMIRROR times ICS,PERx. AMIRROR is internal current mirror gain of per phase current sense (IIMON = AMIRROR × ICS,PERx, AMIRROR = 1).



(a). V-type SPS Current Sense Configuration



(b). I-type SPS Current Sense Configuration

Figure 16. SPS Current Sense Configuration

Copyright © 2024 Richtek Technology Corporation. All rights reserved.	RICHTEK	is a registered trademark of Richtek Technology Corporation.



### **Under-Voltage Lockout (UVLO)**

The RTQ8826 monitors the input voltage of power stage and the controller using the VIN and VCC pins to detect an under-voltage condition.

The device provides flexible user adjustment of the under-voltage lockout (UVLO) threshold and hysteresis for VIN. Two PMBus commands, VIN\_ON (35h) and VIN\_OFF (36h), allow the user to independently set turn on and turn off thresholds of these input voltages, with a minimum of 1.1V turn off to a maximum 3V turn on. Note that VIN pin must be connected to +12V supply through a resistor divider. While the VIN falls below VIN\_OFF(36h) threshold, the VIN\_UVLO fault is triggered. The device will de-assert VR\_READY, assert SMBALERT#, STATUS\_INPUT[3] is set to 01h and turns off both the high-side and low-side MOSFETs to stop power conversion immediately.

While the VCC falls below (V<sub>CC\_POR\_R</sub> -  $\Delta$ V<sub>CC\_POR\_F\_HYS</sub>), the VCC\_UVLO fault is triggered. The device will shut down and PWM will be Hi-Z state and PMBus registers will be invalid. For more information, see Table 3.

# Thermal Monitoring and Over-Temperature Protection (OTP)

The RTQ8826 supports integrated power stages with dedicated temperature monitors. The VR\_HOT# pin indicates the temperature status of the voltage regulator. The VR\_HOT# pin is an open-drain output and an external pull-up resistor is required. The VR\_HOT# signal can be used to inform the system that the temperature of the voltage regulator is too high and the load should reduce its power consumption. VR\_HOT# only indicates a thermal warning, not a fault. The RTQ8826 asserts VR\_HOT and SMBALERT#, and PWM maintains control of FETs while OT\_WARNING is triggered.

The OT\_FAULT\_LIMIT (4Fh) register set the overtemperature threshold and the MFR\_VR\_HOT\_Hys (D9h) register set the VR\_HOT# hysteresis. If temperature drops below OT warning condition minus hysteresis and then VR\_HOT# de-asserts. The OTP is triggered and turns off both the high-side and low-side MOSFETs. Figure 17 shows the thermal warning to VR\_HOT# and Figure 18 shows the over-temperature fault to shut down. There are three kinds of OTP Fault response: Latch-off, Restart, and Ignore. That can be set through the OT\_FAULT\_RESPONSE (50h) register. Table 3 summarizes the Fault Protection Responses scheme.




Figure 17. Thermal Warning




Figure 18. Over-temperature Fault

## **RTQ8826**

### Slow Over-Current Protection (SLOW\_OCP)

The RTQ8826 calculates the total current by summing of phase currents from all active phases. The IOUT\_ SLOW\_OC\_FAULT\_LIMIT (46h) register sets the total over current threshold and the SLOW\_OC\_DLY\_Time (D6h[1:0]) register sets the SLOW\_OC delay time =  $20\mu s/32\mu s/44\mu s/56\mu s$ . It is recommended that the SLOW\_OCP threshold be set at number of active phases multiplied by the current handling capability of the power stage. The SLOW\_OCP is masked during VOUT transition period and 80µs after VOUT settles. The RTQ8826 de-asserts VR\_READY, asserts SMBALERT# and turns off both the high-side and lowside MOSFETs while SLOW\_OCP is triggered. Figure 19 shows the Slow Over-Current Fault to shut down. There are three kinds of SLOW\_OCP Fault response : Latch-off, Restart , and Ignore. That can be set through the IOUT\_SLOW\_OC\_FAULT\_RESPONSE (47h) register. Table 3 summarizes the Fault Protection Responses scheme.






Figure 19. Slow Over-Current Fault SLOW\_OC\_DLY\_Time (D6h[1:0]=01)

### Fast Over-Current Protection (FAST\_OCP)

The RTQ8826 provides Fast Over-Current Protection (FAST\_OCP) in soft-start state after delay time =  $2\mu$ s, e.g. hiccup, VOUT transition period etc. The IOUT\_FAST\_OC\_FAULT\_LIMIT (D6h[3:2]) register sets the value of the per-phase output current, in Amps, that causes an fast over-current fault condition. It is recommended that the FAST\_OCP threshold(per-phase) be set above SLOW\_OCP threshold(sum) to protect the device not destroyed from charging current or inrush current in soft-start state. The RTQ8826 deasserts VR\_READY, asserts SMBALERT# and turns off both the high-side and low-side MOSFETs while FAST\_OCP is triggered. Figure 20 shows the Fast Over-Current Fault to shut down. There are three kinds of FAST\_OCP Fault response : Latch-off, Restart , and

Ignore. That can be set through the MFR\_IOUT\_ FAST\_OC \_FAULT\_RESPONSE (E1h) register. Table 3 summarizes the Fault Protection Responses scheme.





## RICHTEK

### **Under-Voltage Protection (UVP)**

The RTQ8826 monitors the output voltage using the VSEN pin to detect an under-voltage condition. The VOUT\_UV\_FAULT\_LIMIT (44h) register sets the under- voltage threshold. If the VSEN voltage drops below the UVP threshold with  $3\mu$ s debounce time, the RTQ8826 de-asserts VR\_READY, asserts SMBALERT# and turns off both the high-side and low-

side MOSFETs while UVP is triggered. The UVP is masked during VOUT transition period and 80us after VOUT settles. Figure 21 shows the over-current fault to shut down. There are three kinds of UVP Fault response : Latch-off, Restart, and Ignore. That can be set through the VOUT\_UV\_FAULT\_RESPONSE (45h) register. Table 3 summarizes the Fault Protection Responses scheme.




Figure 21. Under-Voltage Fault

### **Over-Voltage Protection (OVP)**


The RTQ8826 monitors the output voltage using the VSEN pin to detect an over-voltage condition. There are three kinds of OVP behaviors, and the OVP behavior can be set through the MFR\_OV\_Behavior (DBh) register.

For the first OVP behavior, when OVP is triggered with  $0.5\mu$ s filter time, the RTQ8826 de-asserts VR\_READY, asserts SMBALERT# and turns off both high-side and low-side power MOSFETs.

For the second OVP behavior, when OVP is triggered with  $0.5\mu s$  filter time, the RTQ8826 de-asserts VR\_READY, asserts SMBALERT# and DAC voltage of the OVP rail will slowly ramp down to 0V.

For the third OVP behavior, when OVP is triggered with 0.5µs filter time, the RTQ8826 de-asserts VR\_READY, asserts SMBALERT# and forces all PWMs low to turn

on low-side power MOSFETs. The PWM remains low until the output voltage is pulled down below DAC. The OVP mechanism is shown in Figure 22. There are three kinds of OVP Fault response : Latch-off, Restart, and Ignore. That can be set through the VOUT\_OV\_FAULT\_RESPONSE (41h) register. Table 3 summarizes the Fault Protection Responses scheme.



## RICHTEK

### **SPS Fault**

The RTQ8826 supports integrated power stages with SPS Fault. The SPS (Smart Power Stage) will pull the temperature reporting pin(TSEN) high when a driver fault is detected by the integrate power stage. The VR READY, RTQ8826 de-asserts asserts SMBALERT# and turns off both high-side and low-side power MOSFETs while TSEN exceeds Driver Fault Comp threshold. Then, RTQ8826 restarts after both 100ms and SPS Fault = L. Driver faults include overcurrent, over-temperature, high-side FET short, and low-side FET short etc. Table 3 summarizes the Fault Protection Responses scheme.

### **Telemetry for VOUT/IOUT/Temperature**

The RTQ8826 supports the telemetry function for VOUT/IOUT/Temperature.

The device continually digitizes the sensed output voltage from differential voltage sense input (VSEN and RGND), and averages it to reduce measurement noise. Use the MFR\_VOUT\_RPT\_GAIN (E0h) command to cancel IR drop effect to improve accuracy of VOUT reporting. Then the current value is stored in the READ\_VOUT (8Bh) register.

To reduce the measurement noise, RTQ8826 continually senses and digitizes the corresponding perphase currents, and averages them to the sum-current. VISENXP - ISENXN voltage represents current information at 5mV/A. Using the IOUT\_CAL\_OFFSET (39h) command to null out any offset current in Amps, and use MFR\_IOUT\_CAL\_GAIN (DEh) command to calibrate for the READ\_IOUT (8Ch) result by removing systematic errors related to board layout after assembly. Then the current value is stored in the READ IOUT (8Ch) register.

The device continually digitizes the sensed the corresponding channel temperature from temperature output pin of SPS (TSEN), and averages it to reduce measurement noise. VTSEN voltage represents temperature information at 8mV/°C + 0.6V. Then the current value is stored in the READ TEMPERATURE 1 (8Dh) register.

### **Fault Protection Responses**

Table 3 summarizes the various fault protections and the corresponding responses.



			ault Protection and R		-		
FAULT or WARN	PMBus PROGRAMMING	FAULT RESPONSE	FET BEHAVIOR	ACTIVE DURING TON_RISE(+80μs)	DURING ACTIVE Regulation	SMBALERT#	VR_READY
	VIN_ON(35h)					Low	
VIN UVLO	VIN_OFF(36h)	Shutdown	Both FETs off	Yes	Yes	(After VIN > VIN_ON)	Low
		Latch-off	High-side FET is OFF, low-side FET response is configured by MFR_OV_Behavior[1:0]: OFF/ turn-on for soft- shutdown/ turn-on till VOUT=0V			Low	Low
OVP	OV_FAULT_LIMI T(40h)	Restart	High-side FET is OFF, low-side FET response is configured by MFR_OV_Behavior[1:0]: OFF/ turn-on for soft- shutdown/ turn-on till VOUT=0V and then restart after 100ms +TON_DELAY PWM maintains control of	Yes	Yes	Low	Low
		Ignore	FETS			Low	High
		Latch-off	Both FETs are off				
UVP	UV_FAULT_LIMI T(44h)	Restart	Both FETs are off, then restart after 100ms + TON_DELAY	No	Yes	Low	Low
		Ignore	PWM maintains control of FETs			Low	High
		Latch-off	Both FETs are off				
SLOW_OCP	IOUT_SLOW_OC _FAULT_LIMIT(4 6h)	Restart	Both FETs are off, then restart after 100ms + TON_DELAY	No	Yes	Low	Low
	- ,	Ignore	PWM maintains control of FETs			Low	High
		Latch-off	Both FETs are off	]			
FAST_OCP	IOUT_FAST_OC_ FAULT_LIMIT (D6h[3:2])	Restart	Both FETs are off, then restart after 100ms + TON_DELAY	Yes	Yes	Low	Low
	(2011[0.2])	Ignore	PWM maintains control of FETs			Low	High
		Latch-off	Both FETs are off				
ОТР	OT_FAULT_LIMI T(4Fh)	Restart	Both FETs are off, then restart after 100ms + TON_DELAY & OTP<"OTP_FAULT_LIMI T-15 degree"	Yes	Yes	Low	Low
		Ignore	PWM maintains control of FETs			Low	High
OT_WARNING	OT_WARN_LIMIT (51h)	VR_HOT# assert	PWM maintains control of FETs	Yes	Yes	Low	High

#### **Table 3. Fault Protection and Response Summary**



FAULT or WARN	PMBus PROGRAMMING	FAULT RESPONSE	FET BEHAVIOR	ACTIVE DURING TON_RISE(+80μs)	DURING ACTIVE Regulation	SMBALERT#	VR_READY
SPS FAULT	x	Restart	Both FETs are off, then restart after 100ms + TON_DELAY & SPS_FAULT=L	Yes	Yes	Low	Low

#### **Thermal Considerations**

The junction temperature should never exceed the absolute maximum junction temperature  $T_{J(MAX)}$ , listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula :

#### $\mathsf{PD}(\mathsf{MAX}) = (\mathsf{TJ}(\mathsf{MAX}) - \mathsf{TA}) / \theta \mathsf{JA}$

where  $T_{J}(MAX)$  is the maximum junction temperature, TA is the ambient temperature, and  $\theta_{JA}$  is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-

ambient thermal resistance,  $\theta_{JA}$ , is highly package dependent. For a WQFN-48L 7x7 package, the thermal resistance,  $\theta_{JA}$ , is 26.5°C/W on a standard JEDEC 51-7 high effective-thermal-conductivity four-layer test board. The maximum power dissipation at TA = 25°C can be calculated as below :

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (26.5^{\circ}C/W) = 3.77W$  for a WQFN-48L 7x7 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed  $T_{J}(MAX)$  and the thermal resistance,  $\theta_{JA}$ . The derating curves in Figure 23 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 23. Derating Curve of Maximum Power Dissipation

#### Layout Guideline

Layout is critical for good power-supply design. A good layout design optimizes supply efficiency, alleviates thermal stress, and most importantly, minimizes the noise and interactions among traces. To achieve these, it is important for the designer to understand the current delivery paths and signal flows in the switching power supply. The following discussion presents design considerations for a proper layout design for multi-phase synchronous buck controller.

#### 1. Power Stage

The power stage circuit includes the components that conduct high current. The large current traces should be short and wide to minimize PCB inductance, resistance and voltage drop. In a synchronous buck converter, Figure 24 identifies the continuous current and pulsating current paths. Due to the parasitic inductance in the pulsating current paths, it not only radiates magnetic fields, but also generates high voltage ringing and spikes across the PCB traces and MOSFETs. Thus, proper routing of power stage is important in the layout task.

• Minimize Inductance in Pulsating Current Loop.

- Minimize VIN power delivery Loop.
- VIN power or PGND planes of a multilayer PCB should not be segmented.
- The large current traces should be short and wide to minimize PCB inductance, resistance and voltage drop.
- To minimize the coupling capacitance between SW node and other noise-sensitive traces, the SW copper area should be minimized.
- Minimize the pulsating loop (hot loop) inductance and absorb switching noise.
  - As shown in Figure 25, to reduce ESR and ESL of capacitor and PCB, use low ESR MLCC types and multiple capacitors of different size like 1206, 0402 or 0603 size type close to the power loops of input and output.
  - To reduce the noise in the input power loop, it is highly recommended to add extra L-C filtering in the input line. When using pure inductance for L1, it is necessary to add the electrolytic capacitor C2 to damp any input supply ringing and ensure stable input supply.




Figure 24. Buck Converter Current Loops




Figure 25. Input and Output Filters of Buck Converter

### RICHTEK

#### 2. Controller Placement and General Rules

Two types of electrical coupling should be considered: inductive (magnetic fields) and capacitive (electric fields). The following are general layout rules for suppressing noise coupling:

- Place RTQ8826 and its peripheral parts in a quiet area.
  - To minimize the influence of noise, place RTQ8826 and its peripheral parts in a quiet area that keeps away from noise source such as VIN power delivery path, Phase node (Switch node), gate driver, PWM, Inductor and high-speed signal.
  - As shown in Figure 26, there are three location options for the controller and its peripheral circuit are recommended.

- If the controller must be placed near the power stage, please keep the noise-sensitive signal a sufficient distance away the noise source.
  - The noise sensitive signals such as current sense and voltage sense must keep away from VIN power delivery path, Phase node (Switching node) and Inductor.
  - RGND via is very sensitive to noise and needs attention. The magnetic field generated by fast changing signal in a via can induce a stronger electromotive force on a neighboring via. Therefore, the spacing from VIN Plane to RGND via shall keep at least 3mm that is proportional to IOUT. For more information, please refer to Figure 27.




Figure 26. Controller Placement Relative to Power Stages

## **RTQ8826**

- As shown in Figure 28, if the PCB layout is too dense and the placement options 1~2 are not allowed, the RGND can be kept away from the VIN plane by rotating the controller and placing the RGND on the other side.
- Figure 29 to Figure 32, summarize how to route multi-phase synchronous buck controller with 6-layer board.
- Notice the parasitic Inductance in the pulsating current paths, proper power component and controller placement, keep critical loops small, and RGND via must keep away from noise source, place a whole layer GND copper plane under the switching loops, and carefully route the sensitive traces.





Figure 27. The Spacing from Power Stage to Peripheral Circuit of Controller





Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.
DSQ8826-02 February 2024 www.richtek.com






Figure 29. Layout Suggestion for RTQ8826: Top/2nd/3rd Layer

Copyright © 2024 Richtek Technology Corporation. All rights reserved. www.richtek.com

RICHTEK






Figure 30. Layout Suggestion for RTQ8826: Top/4th Layer








Figure 31. Layout Suggestion for RTQ8826: Bottom Layer

erved. RICHTEK






Figure 32. Layout Suggestion for RTQ8826: All Layer



#### **PMBus Operation**

The RTQ8826 PMBus slave address is pin selectable using the SET1 and SET2 pin and the resistor value described in Table 2. The PMBus slave address is the 7-bit format addresses. The PMBus data formats follow PMBus specification version 1.3.

#### **PMBus Protocol**

- PMBus Packet Protocol Diagram Element Key
- S: Start Condition
- A: Acknowledge ("0")
- NA: Not Acknowledge ("1")

Rd: Read ("1")

Wr: Write ("0") Send Byte Protocol


Sr: Repeated Start Condition

PEC: Packet Error Checking


P: Stop Condition

- Slave to Master
- Master to Slave


#### Send Byte Protocol



#### Write Byte Protocol




#### Write Word Protocol



#### Read Byte Protocol

#### Read Word Protocol



#### Block Read Protocol



#### Alert Response Address (ARA) Protocol

1	7	1	1	8	1	8	1	1
S	ARA	Rd	Α	Device Address	Α	PEC	NA	Ρ



#### **Supported PMBus Commands**

	Command Code/Name	Description	Туре	Default Value	NVM
00h	PAGE	Channel or page currently selected for any command that supports paging.	R/W Byte	0x00	No
01h	OPERATION	Operating mode control.	R/W Byte	0x00	Yes
02h	ON_OFF_CONFIG	EN pin and PMBus bus on/off command configuration.	R/W Byte	0x16	Yes
03h	CLEAR_FAULTS	Clears all fault status registers to 0x00 and releases SMBALERT#.	Send Byte	N/A	No
10h	WRITE_PROTECT	Level of protection provided by the device against accidental changes.	R/W Byte	0x00	Yes
15h	STORE_USER_ALL	Stores all current storable register settings into EEPROM as new defaults.	Send Byte	N/A	No
16h	RESTORE_USER_ALL	Restores all storable register settings from EEPROM.	Send Byte	N/A	No
19h	CAPABILITY	Summary of PMBus optional communication protocols supported by this device.	R Byte	0xD0	No
20h	VOUT_MODE	Output voltage format and exponent. (linear, exponent = -9)	R Byte	0x17	No
21h	VOUT_COMMAND	Nominal output voltage set point.	R/W Word	Initial VBOOT	No
24h	VOUT_MAX	Sets the maximum output voltage.	R/W Word	0x0308 (1.516V)	Yes
27h	VOUT_TRANSITION_RATE	The rate of output voltage changes when VOUT commanded to a new value.	R/W Word	0xD040 (1mV/us)	Yes
2Bh	VOUT_MIN	Sets the minimum output voltage.	R/W Word	0x0080 (0.25V)	Yes
35h	VIN_ON	Sets value of input voltage at which the device should start power conversion.	R/W Word	0xD0B4 (2.8V)	Yes
36h	VIN_OFF	Sets value of input voltage at which the device should stop power conversion.	R/W Word	0xD087 (2.1V)	Yes
39h	IOUT_CAL_OFFSET	The IOUT_CAL_OFFSET command is used to compensate for offset errors in the READ_IOUT results and IOUT_SLOW_OC_FAULT_LIMIT & IOUT_FAST_OC_FAULT_LIMIT.	R/W Word	0x0000 (0A)	Yes
40h	VOUT_OV_FAULT_LIMIT	Output over-voltage fault limit.	R/W Word	0x03B2 (1.8V)	Yes
41h	VOUT_OV_FAULT_RESPONSE	Sets response to output over-voltage faults to latch-off, hiccup mode or ignore.	R/W Byte	0xB9	Yes
44h	VOUT_UV_FAULT_LIMIT	Output under-voltage fault limit	R/W Word	0x00B2 (0.3V)	Yes
45h	VOUT_UV_FAULT_RESPONSE	Sets response to output under-voltage faults to latch-off, hiccup mode or ignore.	R/W Byte	0xB9	Yes
46h	IOUT_SLOW_OC_FAULT_LIMIT	Output slow over-current fault limit.	R/W Word	0x00D2 (210A)	Yes
47h	IOUT_SLOW_OC_FAULT_RESPONS E	Sets response to output slow over-current faults to latch-off, hiccup mode or ignore.	R/W Byte	0xB9	Yes
4Fh	OT_FAULT_LIMIT	Sets the value of the sensed temperature that causes an over-temperature fault condition.	R/W Word	0x0082 (130°C)	Yes
50h	OT_FAULT_RESPONSE	Sets response to over-temperature faults to latch- off, hiccup mode or ignore.	R/W Byte	0xB9	Yes
51h	OT_WARN_LIMIT	Sets the value of the sensed temperature that causes an over-temperature warning condition. If the temperature rises above warning condition and then VR_HOT# asserts low.	R/W Word	0x0073 (115°C)	Yes
60h	TON_DELAY	Sets the turn-on delay.	R/W Word	0xF000 (0ms)	Yes

### **RTQ8826**

	Command Code/Name	Description	Туре	Default Value	NVM
61h	TON_RISE	Time from when the output starts to rise until the output voltage reaches the VOUT commanded value.	R/W Word	0x0001 (1ms)	Yes
64h	TOFF_DELAY	Sets the turn-off delay.	R/W Word	0xF000 (0ms)	Yes
65h	TOFF_FALL	Time from when the output starts to fall until the output reaches zero volts.	R/W Word	0x0001 (1ms)	Yes
78h	STATUS_BYTE	Returns one byte summarizing of the most critical faults.	R/W Byte	Current status	No
79h	STATUS_WORD	Returns two bytes summarizing fault and warning conditions.	R/W Word	Current status	No
7Ah	STATUS_VOUT	Output voltage fault and warning status.	R/W Byte	Current status	No
7Bh	STATUS_IOUT	Output current fault and warning status.	R/W Byte	Current status	No
7Ch	STATUS_INPUT	Input supply fault and warning status.	R/W Byte	Current status	No
7Dh	STATUS_TEMPERATURE	Temperature fault and warning status.	R/W Byte	Current status	No
7Eh	STATUS_CML	Communication and memory fault and warning status.	R/W Byte	Current status	No
80h	STATUS_MFR_SPECIFIC	Manufacturer specific fault and state information.	R/W Byte	Current status	No
8Bh	READ_VOUT	Returns the output voltage in volts.	R Word	Current status	No
8Ch	READ_IOUT	Returns the output current in amps.	R Word	Current status	No
8Dh	READ_TEMPERATURE_1	Returns the temperature in degrees Celsius.	R Word	Current status	No
98h	PMBUS_REVISION	PMBus revision supported by this device. Current revision is 1.3.	R Byte	0x33	No
99h	MFR_ID	The manufacturer ID	R Block	0x1214	No
ADh	IC_DEVICE_ID	The IC device identification	R Block	0x8826	No
AEh	IC_DEVICE_REV	The IC device revision	R Block	0x00	No
D0h	MFR_PH1_Current_Balance_Gain	Sets phase1 current balance gain.	R/W Byte	0x04 (100%)	Yes
D1h	MFR_PH2_Current_Balance_Gain	Sets phase2 current balance gain.	R/W Byte	0x04 (100%)	Yes
D2h	MFR_PH3_Current_Balance_Gain	Sets phase3 current balance gain.	R/W Byte	0x04 (100%)	Yes
D3h	MFR_PH4_Current_Balance_Gain	Sets phase4 current balance gain.	R/W Byte	0x04 (100%)	Yes
D4h	MFR_PH5_Current_Balance_Gain	Sets phase5 current balance gain.	R/W Byte	0x04 (100%)	Yes
D5h	MFR_PH6_Current_Balance_Gain	Sets phase6 current balance gain.	R/W Byte	0x04 (100%)	Yes
D6h	MFR_ IOUT_FAST_OC_FAULT_LIMIT & SLOW_OCDLY	The IOUT_FAST_OC_FAULT_LIMIT command sets the value of the pre-phase output current, in Amps, that causes an fast over-current fault condition. The SLOW_OC_DLY_Time command sets the continuous time after the current must exceed IOUT_SLOW_OC_FAULT_LIMIT.	R/W Byte	0x02 (60A, 32us)	Yes
D7h	MFR_Kton_frequency	Sets switching frequency (kton). Total PWMs Frequency < 3.6MHz.	R/W Byte	0x04 (1)	Yes
D8h	MFR_AQR	Sets adaptive quick response threshold for load- line > $0m\Omega$ and QR width maximum.	R/W Byte	0x00	Yes
D9h	MFR_VR_HOT_Hys	Sets VR_HOT# hysteresis. If temperature drops below OT warning condition minus hysteresis and then VR_HOT# de-asserts.	R/W Byte	0x01 (6°C)	Yes
DAh	MFR_RESET_RESPONSE_Rail_Fault	Sets VOUT behavior when RESET# assert. Sets	R/W Byte	0x01	Yes

Copyright © 2024 Richtek Technology Corporation. All rights reserved.

### RICHTEK

	Command Code/Name	Description	Туре	Default Value	NVM
	_Mode	the behavior when the channel has fault.			
DBh	MFR_OV_Behavior	Sets PWM behavior during OVP. Hi-Z, turn-on the low side or soft shutdown	R/W Byte	0x00	Yes
DCh	MFR_DVS_Compensate	Sets DVS compensate.	R/W Byte	0x01	Yes
DDh	MFR_Load_Line	Sets Ai-gain for load line.	R/W Byte	0x0301h (0.5)	Yes
DEh	MFR_IOUT_CAL_GAIN	The MFR_IOUT_CAL_GAIN command is used to compensate for gain errors in the READ_IOUT results and IOUT_SLOW_OC_FAULT_LIMIT & IOUT_FAST_OC_FAULT_LIMIT.	R/W Byte	0x00 (0%)	Yes
DFh	MFR_ABS_QR	Sets quick response threshold for no load-line.	R/W Byte	0x00	Yes
E0h	MFR_VOUT_RPT_GAIN	The MFR_VOUT_RPT_GAIN command is used to compensate for gain errors in the READ_VOUT results.	R/W Byte	0x00 (0%)	Yes
E1h	MFR_IOUT_FAST_OC_FAULT_RESP ONSE	Sets response to output fast over-current faults to latch-off, hiccup mode or ignore.	R/W Byte	0xB9	Yes
E2h	MFR_CODE_VERSION	NVM code version.	R/W Byte	0x00	Yes

### **RTQ8826**

### Command Code: 00h

[3:0]

Reserved

	only one phys										
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
Name					PAGE						
Default V	/alue				0x00h						
Read/Wr	ite	RW	RW	RW	RW RW RW RW RW						
Bits	lits Name				1						
[7:0]	Channel			[7:0] = 00h All other co		are not def	ined.				
Command Code: 01h Description: The OPERATION command is from the EN pin. Fault status will be cleared					<b></b> /						
from the			be cleared	when output		ough the OI	PERATION	command (C	Off> On).		
		t status will			restarts thr Bit4	ough the OF Bit3					
from the Bits	EN pin. Faul	t status will	be cleared	when output	restarts thr Bit4 OPER	ough the OI	PERATION	command (C	Off> On).		
from the Bits Name	EN pin. Fault /alue	t status will	be cleared	when output	restarts thr Bit4 OPER	ough the OF Bit3 ATION	PERATION	command (C	Off> On).		
from the Bits Name Default V	EN pin. Fault /alue	t status will Bit7	be cleared Bit6	when output Bit5	restarts thr Bit4 OPER 0x0 R	ough the OF Bit3 ATION 00h	PERATION of Bit2	bommand (C Bit1	Off> On) Bit0		
from the Bits Name Default V Read/Wr	EN pin. Fault /alue ite	t status will Bit7 RW	be cleared Bit6	R Description [7] = 0: Off	restarts thr Bit4 OPER 0xt R	ough the Of Bit3 ATION D0h R	PERATION of Bit2	R	Off> On) Bit0		
from the Bits Name Default V Read/Wr Bits	EN pin. Fault /alue ite Name ON/OFF	t status will Bit7 RW	be cleared Bit6	R           Description           [7] = 0: Off           [7] = 1: On           [6] = 0: Imr           [6] = 1: Sor	restarts thr Bit4 OPER 0x0 R N Vout is set nediately tu ft Off with t	ough the Of Bit3 ATION D0h R to Initial Vt rn off the ou ne program	PERATION C Bit2 R	R Command (( R Command. OPERATI delay (TOF	Off> On) Bit0 R ON[7]		

Reserved

RICHTEK

#### Command Code: 02h

Description: The ON\_OFF\_CONFIG command configures the combination of EN pin input and serial bus commands needed to turn the unit on and off.

Bits Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit										
Bits		Bit7	Bit3	Bit2	Bit1	Bit0				
Name					ON_OFF_CONFIG					
Default Valu	he				0x′	16h				
Read/Write		R	R	R	RW	RW	RW	RW	RW	
Bits	Bits Name				ו					
[7:5]	Reserve	ed		Reserved.						
[4]	Power u	p		state of the [4] = 1: De	e EN pin. vice does n n with bits	s up any tin ot power up [3:0] of th	by the EN	pin. This bi		
[3]	OPER_0	CMD			•	s the "on" bit Is to the "on'				
[2]	EN_Res	sponse		[2] = 0: De only by the	evice ignore	s the EN pi DN comman s the EN pir	n. Power co id.	onversion is	s controlled	
[1] Polarity of the EN pip $[1] = 0$				[1] = 0: EN pin is active low. [1] = 1: EN pin is active high.						
[0]Turn off from EN pin[0] = 0: Soft Off. Use the programmed turnoff delay (TOFF_DELAY) and ramp down (TOFF_FALL). [0] = 1: Immediately turn off the output.						F_DELAY)				

#### Command Code: 03h

Description: The CLEAR_FAULTS command is used to clear any fault bits that have been set. This command clears all bits in all status commands simultaneously. At the same time, the device negates (clears, releases) its SMBALERT# pin signal output if the device is asserting the SMBALERT# pin signal.											
Bits	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
Name				CLEAR_	FAULTS						
Default Value				N	/A						
Read/Write W W W W W W											
Note: Fault status will	be cleared	when the o	utout restar	ts through t	he EN nin t	he OPERA	TION comm	and or the			

Note: Fault status will be cleared when the output restarts through the EN pin, the OPERATION command, or the combined action of the EN pin and OPERATION command.

Command C	Command Code: 10h Description: The WRITE_PROTECT is used to control writing to the PMBus device. If a device receives a data byte									
Description:	Description: The WRITE_PROTECT is used to control writing to the PMBus device. If a device receives a data byte									
that is not lis	that is not listed in [7:0] description, then the device shall treat this as invalid data.									
Bits Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0								Bit0		
Name					WRITE_F	ROTECT				
Default Value 0x00h										
Read/Write		RW	RW	RW	RW	RW	RW	RW	RW	
Bits	Name			Description	า					
[7:0]	WRITE_	PROTECT		command. [7:0] = 0x OPERATIO [7:0] = 0x OPERATIO commands [7:0] = 0x0	80h: Disab 40h: Disabl DN, and PA 20h: Disabl DN, PAGE, 3. 0h: Enable ombinations	e all writes GE commar e all writes ON_OFF_( writes to all	s except th nds. s except th CONFIG, ar commands.	e WRITE_I e WRITE_I nd VOUT_C	PROTECT, PROTECT,	

#### Command Code: 15h

Description: The STC	DRE_USER	_ALL comn	hand instruc	ts the PME	Bus device t	o copy the	entire conte	ents of the	
Operating Memory to the matching locations in the non-volatile User Store memory.									
Bits	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
Name				STORE_L	JSER_ALL				
Default Value				N	/A				
Read/Write W W W W W W W									

#### Command Code: 16h

Description: The RESTORE\_USER\_ALL command instructs the PMBus device to copy the entire contents of the non-volatile User Store memory to the matching locations in the Operating Memory.

Bits	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
Name				RESTORE_	USER_ALL	-			
Default Value				N	/A				
Read/Write	W W W W W W W								
Note It is recommended that the output he disabled before issuing a RESTORE LISER ALL command									

Note. It is recommended that the output be disabled before issuing a RESTORE\_USER\_ALL command.

Command Code: 19h

Description: The CAPABILITY command provides a way for the host system to determine some key capabilities of a PMBus device.

a i meas a									
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name					CAPA	BILITY			
Default Val	ue				0xI	D0h			
Read/Write		R	R	R	R	R	R	R	R
Bits	Name			Description	า				
[7]	PEC			[7] = 1: Pa	cket error cl	necking is s	upported.		
[6:5]	SPD			[6:5] = 10:	Maximum s	upported bu	us speed is <sup>-</sup>	1MHz.	
[4]	ALRT				vice does h ert response		ALERT# pin	and does	support the
[3:0]	Reserve	d		Reserved					

#### Command Code: 20h

Description: The VOUT\_MODE command, used for reading and writing output voltage, consists of a three-bit Mode and a five-bit Parameter.

	ner aramo								
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name					VOUT_	MODE			
Default Val	he				0x2	l7h			
Read/Write		R	R	R	R	R	R	R	R
Bits	Name			Description	า				
[7:5]	Mode			[7:5] = 000	: Linear mo	de.			
[4:0]	Exponer	nt		[4:0] = 101 1.953mV/c		nt for linear	mode valu	es is –9 (eo	quivalent of

Command Code: 21h

Description: The VOUT\_COMMAND command sets the output voltage in volts.

Description.		01_00		Comm			Juipui	vona	ge m	voito	•					
Bits	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name						VO	UT_C	OMN	/AND	)						
Default Value							Initial	VBO	от							
Read/Write	R	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Vout Range (	V)		VOUT_		1AND d	lata val	id ran	ge (d	ecima	al)						
0.25V to 1.51	6V		Vout(V is odd Vout(V	) = [VO numbei	76(dec) UT_CC UT_CC	OMMA										

Command Co	de: 24h	1														
Description: T	he VOl	JT_MA	X comr	nand s	ets the	maxim	ium o	utput	voltag	je. To	prote	ct the	devic	es on	the o	utput
from exceedin	g the m	naximur	n opera	ation vo	ltage.											
Bits	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name							VOL	JT_M	AX							
Default							0.	0308ł	2							
Value							ŰX	03001	I							
Read/Write	R	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Vout Range (\	/)		VOUT	_COM	MAND	data va	alid ra	nge (d	decim	al)						
0.25V to 1.516	SV		Vout() is odd Vout()	numbe	DUT_C er. OUT_C	e). OMMA COMMA	,	,	-							` ´

Command Co	ode: 27	n														
Description:				ION_R	ATE co	ommano	d sets	the ra	ate of	chang	ge in i	mV/µs	of an	y outp	out vo	ltage
change during	g norma	al opera	ation.													
Bits	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name						VOUT	_TRA	NSITI	ON_R	ATE						
Default Value							0x	D040h	ı							
Read/Write	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Bits		Name				Descri	ption									
[15:11]		Expon	ent			[15:11	] = 11	010: 2	^(-6) =	= 0.01	5625					
[10:0]		VOUT	_SR			[10:0] 0x040 0x100 0x200	h < [1 h < [1	≥ [0:0] ≥ [0:0	0x100 0x200	- )h, VC )h, VC	ר_TU0 ר_TU0	RANS	SITION SITION	∖ rate ∖ rate	is 4m is 8m	V/us

### **RTQ8826**

#### Command Code: 2Bh

Description: The VOUT\_MIN command sets the minimum output voltage. To protect the devices on the output from falling below the minimum operation voltage.

			•		0											
Bits	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name							VC	DUT_N	1IN							
Default Value							0	x0080	h							
Read/Write	R	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Vout Range (V	/)		VOUT	_COM	MAND	data va	alid rai	nge (d	ecima	l)						
0.25V to 1.516	SV.		Vout() odd ni Vout()	umber.	DUT_C OUT_C	s). OMMA COMMA		, .							·	,

#### Command Code: 35h Description: The VIN\_ON command sets the input voltage in Volts, at which the unit should start power conversion. VIN ON must be set higher than VIN OFF. Attempting to write either VIN ON lower than VIN OFF or VIN OFF higher than VIN\_ON results in the new value being rejected. Bit15 Bit14 Bit13 Bit12 Bit11 Bit10 Bit9 Bit8 Bit7 Bits Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 Name VIN ON Default 0xD0B4h Value Read/Write R R R R R R R R RW RW RW RW RW RW RW RW Bits Name Description [15:11] Exponent $[15:11] = 11010: 2^{-6} = 0.015625$ $[10:0] \le 0x04Dh$ , VIN ON threshold is 1.2V $0x04Dh < [10:0] \le 0x05Ah$ , VIN ON threshold is 1.4V 0x05Ah < [10:0] ≤ 0x067h, VIN\_ON threshold is 1.6V $0x067h < [10:0] \le 0x074h$ , VIN ON threshold is 1.8V 0x074h < [10:0] ≤ 0x080h, VIN ON threshold is 2.0V VIN ON threshold [10:0] $0x080h < [10:0] \le 0x08Dh$ . VIN ON threshold is 2.2V $0x08Dh < [10:0] \le 0x09Ah$ , VIN ON threshold is 2.4V $0x09Ah < [10:0] \le 0x0A7h$ , VIN ON threshold is 2.6V $0x0A7h < [10:0] \le 0x0B4h$ , VIN ON threshold is 2.8V (default) 0x0B4h < [10:0], VIN ON threshold is 3.0V

### RICHTEK

#### Command Code: 36h

Description: The VIN\_OFF command sets the input voltage in Volts, at which the unit should stop power conversion. VIN\_ON must be set higher than VIN\_OFF. Attempting to write either VIN\_ON lower than VIN\_OFF or VIN\_OFF higher than VIN\_ON results in the new value being rejected

Thynei than v		TCSUILS				ig rejec	,icu									
Bits	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name							VI	N_OF	F							
Default Value							0>	D087	h							
Read/Write	R	R	R	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW
Bits		Name				Descri	iption									
[15:11]		Expor	nent			[15:11	] = 11	010: 2	2^(-6)	= 0.01	15625					
[10:0]		VIN_C	DFF thr	eshold		[10:0] 0x047 0x054 0x060 0x06D 0x07A 0x087 0x094 0x0A0 0x0AD	h < [1 h < [1 h < [1 h < [1 h < [1 h < [1 h < [1	<ul> <li>0:0] ≤</li> </ul>	0x05 0x06 0x06 0x06 0x07 0x08 0x09 0x04 0x0A	4h, VI Oh, VI Oh, VI Ah, VI 7h, VI 4h, VI 0h, VI	N_OF N_OF IN_OF IN_OF N_OF N_OF IN_OF	F thre F thre F thre F thre F thre F thre F thre	shold shold shold shold shold shold shold eshold	is 1.5' is 1.7 is 1.9 is 2.1 is 2.3' is 2.5	V V V V (def V V	ault)

Command Co	ode: 391	า														
Description: 1	The IOL	JT_CAL	_OFFS	SET cor	nmand	is used	d to nu	ll out	any of	ffset c	urrent	in An	nps.			
Bits	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name						10	UT_C/	AL_OI	FFSE	Т						
Default Value							0x	0000ŀ	1							
Read/Write	R	R	R	R	R	RW	R	R	R	R	R	R	RW	RW	RW	RW
Bits		Name	•			Descr	iption									
[15:11]		Expor	nent			[15:11	] = 00	000: 2	2^(0) =	= 1						
[10:0]			_CAL_(	OFFSE	т	IOUT next progra	6 bits	are	sign	exter	nded	only.	-			-

Command Co	de: 40	n														
Description: T					T comn	hand se	ets the	value	e of the	e aver	age se	ensed	outpu	t volta	ge in '	Volts
that causes a	"fixed"	over-vo	oltage f	ault.							-	-			1	
Bits	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name						VOU	T_OV	_FAUI	LT_LII	MIT						
Default Value							0x	03B2ł	ı							
Read/Write	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Bits	IX.	Name		IX.		Desci					1.1.1	1			1.1.1	
[15:11]		Reser	ved			Rese	rved									
[10:0]				-AULT_	LIMIT	[10:0] 0x132 0x140 0x165 0x17F 0x199 0x182 0x165 0x17F 0x199 0x182 0x165 0x265 0x27F 0x299 0x282 0x265 0x27F 0x299 0x282 0x265 0x27F 0x319 0x319 0x365 0x37F 0x399 0x382 0x365 0x37F 0x399 0x382 0x365 0x37F 0x399 0x382 0x365 0x37F 0x399 0x382 0x365 0x37F 0x399 0x382 0x365 0x37F 0x399 0x382 0x365 0x37F 0x399 0x382 0x365 0x37F 0x399	$\leq 0 \times 1$ $\geq 0 \geq 1$	$0:0] \le 0:0] \le 0:0[ ] \le 0:0] \le 0:0[ ] \le 0:0[ ] \le 0:0] \le 0:0[ ] \le 0:$	0x140 0x16 0x171 0x199 0x18 0x1C 0x1C 0x1C 0x1C 0x21 0x23 0x240 0x26 0x271 0x299 0x28 0x2C 0x28 0x2C 0x28 0x2C 0x31 0x33 0x340 0x382 0x41 0x432 0x444 0x444 0x444 0x444 0x444 0x444 0x444 0x444 0x444 0x444 0x444	Ch, VC 5h, VC 5h, VC 9h, VC 2h, VC 2h, VC 5h, VC 5h, VC 5h, VC 5h, VC 5h, VC 5h, VC 5h, VC 5h, VC 5h, VC 7h, VC		OV three OV three	eshold eshold eshold eshold reshold reshold eshold	I is 0.6 I is 0.7 I is 0.7 I is 0.7 I is 0.7 I is 0.8 d is 0.4 d is 0.4 I is 1.0 I is 1.0 I is 1.0 I is 1.1 I is 1.2 I is 1.2 I is 1.2 I is 1.2 I is 1.4 I is 1.5 I is 1.6 I is 1.7 I is 1.7 I is 1.80 d is 1.4 I is 1.7 I is 1.7 I is 1.80 d is 1.4 I is 1.6 I is 1.7 I is 1.80 d is 1.4 I is 1.6 I is 1.7 I is 1.7 I is 1.80 I is 1.9 I is 2.0 I is 2.0	55V 60V 55V 85V 85V 85V 90V 55V 10V 55V 10V 55V 15V 15V 15V 15V 15V 15V 15	fault)

RICHTEK

### Command Code: 41h

Descriptio	n: The VOU	IT_OV_FAL	JLT_RESPO	ONSE comm	and sets the	e response t	ype to an ou	utput over vo	oltage fault.
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name				VOU	T_OV_FAU	ILT_RESPC	NSE		
Default Va	alue				0xE	39h			
Read/Writ	e	RW	RW	RW	RW	RW	RW	RW	RW
Bits	Name			Description	1				
[7:6]	Respons	se		[7:6] = 10: retry settin	The device g in bits [5:3	e shuts dow	ult response n and resp ined.	,	ding to the
[5:3]	Retry se	etting				ed shutdow			
[2:0]	Retry de	elay time		TON_DEL	AY.	cup shutdo	wn, retry de ined.	elay time is	s 100ms +

Command Co	de: 44h	۱														
Description: T	he VOl	JT_UV	_FAUL	T_LIMI	T comn	nand se	ets the	value	of the	e aver	age se	ensed	outpu	t volta	ige in	Volts
that causes a	"fixed"	under-	voltage	fault.			-									-
Bits	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name						VOU	T_UV_	FAUL	T_LII	ЛIТ						
Default Value							0x(	00B2h	l							
Read/Write	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Bits		Name	•			Des	criptio	۱								
[15:11]		Reser	ved			Res	erved									
[10:0]		VOUT	<sup>-</sup> _UV_F	AULT_	LIMIT	0x08 (defa 0x00 0x06 0x06 0x06 0x11 0x12 0x14 0x16 0x17 0x18 0x18 0x18 0x16 0x16 0x16	$0] \le 0x$ 32h <   32h <   2Ch <   2Ch <   32h <   55h <   7Fh <   32h <   7Fh <   32h <   7Fh <	[10:0] [10:0] [10:0] [10:0] [10:0] [10:0] [10:0] [10:0] [10:0] [10:0] [10:0]	$] \leq 0$ $\leq 0 \times 0$ $\leq 0 \times 0$ $\leq 0 \times 1$ $\leq 0 \times 1$	x0B2 CCh, )E5h, )E5h, 19h, 19h, 32h, 4Ch, 32h, 4Ch, 65h, 7Fh, 99h, 82h, CCh, IE5h, FFh,	h, VO VOUT VOUT VOUT VOUT VOUT VOUT VOUT VO	UT U UV th UV th	hresho hresho nresho nresho nresho nresho nresho hresho hresho	old is ( old is ( old is 0 ld is 0 ld is 0 ld is 0 ld is 0 ld is 0 old is ( old is ( old is 0	0.35V 0.40V 0.45V 0.55V 0.60V 0.65V 0.75V 0.80V 0.85V 0.90V	

#### Command Code: 45h

Description: The VOUT\_UV\_FAULT\_RESPONSE command sets the response type to an output under-voltage fault.

laditi									
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name				VOU	T_UV_FAU	LT_RESPC	NSE		
Default \	/alue				0xB	39h			
Read/Wr	rite	RW	RW	RW	RW	RW	RW	RW	RW
Bits	Name			Description	า				
[7:6]	Respons	se		[7:6] = 10: retry settin	No shutdow The device g in bits [5:3 ombinations	e shuts dow 3].	n and resp	,	ding to the
[5:3]	Retry se	etting		[5:0] = 000	000: Latch	ed shutdow	n		
[2:0]	Retry de	elay time		TON_DEL		•		elay time is	s 100ms +

Command Co	ode: 46	า														
Description:	The IOL	JT_SLC	DW_OC	_FAUL	T_LIM	IT com	mand	sets t	the va	lue of	the o	utput	currer	nt, in A	Amps,	that
causes an ov	ercurre	nt fault	conditio	on.												
Bits	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name					IC	DUT_SL	_OW_	OC_F	AULT	_LIMI	Г					
Default							0.4	00D2I								
Value							UX	UUDZI	1							
Read/Write	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Bits		Name	•			Descr	iption									
[15:11]		Expor	nent			[15:11	] = 00	000: 2	2^(0) =	= 1						
[10:0]		IOUT	_ SLOV	V		lout(SI	ow_OC	th) = [	10:0] >	< 2 <sup>^</sup> (0)						
[10:0]		OC_F	AULT_	LIMIT		Range	e = 30	A to 3	60A							

Command	d Code: 47h								
Descriptio	on: The IOU	T_OC _FAL	JLT_RESP	ONSE comn	nand sets th	e response	type to an c	over-current	fault.
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name				IOUT_S	LOW_OC_F	AULT_RES	SPONSE		
Default Va	alue				0xl	39h			
Read/Writ	te	RW	RW	RW	RW	RW	RW	RW	RW
Bits	Name			Descriptio	n				
[7:6]	Respons	se		[7:6] = 10 retry settin	No shutdow The device g in bits [5:3 ombinations	e shuts dow 3].	n and resp	,	ding to the
[5:3]	Retry se	etting		[5:0] = 000	000: Latch	ed shutdow	n		
[2:0]	Retry de	elay time		TON_DEL	1 001: Hic AY. ombinations			elay time is	s 100ms +

#### Command Code: 4Fh

Description: T an over temp			r_limi	r comn	nand s	ets the	value	of the	exterr	nal se	nse te	mpera	ture, i	n °C,	that ca	auses
Bits	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name		OT_FAULT_LIMIT														
Default Value							C	)x0082	!h							
Read/Write	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Bits		Name				Descr	iption									
[15:11]		Expor	nent			[15:11	] = 00	0000: 2	2^(0) =	: 1						
[10:0]		OT_F	AULT_	LIMIT			. ,	= [10:0 5°C to	-	. ,						

#### Command Code: 50h

Description: The OT\_FAULT\_RESPONSE command instructs the device on what action to take in response to an over temperature fault.

		-							
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name				0	T_FAULT_	RESPONS	SE		
Default \	/alue				0xE	39h			
Read/Wr	rite	RW	RW	RW	RW	RW	RW	RW	RW
Bits	Name			Description	้า				
[7:6]	Respons	se		[7:6] = 10: retry settin	No shutdow The device g in bits [5:3 ombinations	e shuts dow 3].	n and resp		ding to the
[5:3]	Retry se	etting			000: Latche				
[2:0]	Retry de	elay time		TON_DEL	1 001: Hico AY. ombinations	·		elay time is	; 100ms +

Command Co	ode: 51	n														
Description: 1	The OT	_WARN	I_LIMI	r comm	and se	ts the v	alue c	f the e	extern	al sen	se ter	npera	ture in	°C, th	nat ca	uses
an over temp	erature	warnin	g. If ten	nperatu	ire rises	s above	warni	ng coi	nditior	n and t	then V	'R_HC	DT# as	sserts	low.	
Bits	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name		OT_WARN_LIMIT														
Default							٥v	0073h								
Value							UX	00731								
Read/Write	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Bits		Name				Descri	ption									
[15:11]		Expor	nent			[15:11]	] = 00	000: 2	^(0) =	1						
[10:0]		OT_W	/ARN_l	_IMIT		TEMP Range				0)						

### **RTQ8826**

#### Command Code: 60h

Description: The TON\_DELAY command sets the time in milliseconds, from when a start condition is received until the output voltage starts to rise.

Bits	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name							TON	I_DEL	AY							
Default Value							0>	(F000ł	ו							
Read/Write	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Bits		Name				Descr	iption									
[15:11]		Expor	nent			[15:11	] = 11	110: 2	2^(-2) =	= 0.25						
[10:0]		TON_	DELAY	/		Ton_E Range	-	-	• •	)						

#### Command Code: 61h

Description: The TON\_RISE command sets the time in milliseconds, from when the output starts to rise until the output voltage has entered the regulation band.

Bits	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name							TO	N_RIS	ε							
Default Value							0)	0001k	ו							
Read/Write	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Bits		Name				Descr	ription									
[15:11]		Expor	nent			[15:11	l] = 00	000: 2	^(0) =	1						
[10:0]		TON_	RISE				-	)] x 2^ is to 1	• •							

#### Command Code: 64h Description: The TOFF DELAY command sets the time in milliseconds, from when a stop condition is received and when the output voltage starts to fall

when the out	out voita	age stai	15 10 18													
Bits	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name							TOFF	DEL	AY							
Default Value							0x	F000h								
Read/Write	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Bits		Name				Descri	ption									
[15:11]		Expon	nent			[15:11	] = 111	110: 2/	^(-2) =	0.25						
[10:0]		TOFF	_DELA	Y		Toff_D Range	-	-	• •							

#### Command Code: 65h Description: The TOFF\_FALL command sets the time in milliseconds, from when a stop condition is received and when the output voltage starts to fall. Bit15 Bit14 Bit13 Bit12 Bit11 Bit10 Bit8 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 Bits Bit9 Name TOFF\_FALL Default 0x0001h Value Read/Write R R R R R RW Bits Name Description [15:11] Exponent $[15:11] = 00000: 2^{(0)} = 1$ $Tfall = [10:0] \times 2^{(0)}$ TOFF\_FALL [10:0] Range = 1ms to 10ms

RICHTEK Copyright © 2024 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.



#### Command Code: 78h

Description: The STATUS\_BYTE command returns one byte of information with a summary of the most critical faults.

iauns.									
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name					STATUS	S_BYTE			
Default Valu	le				current	t status			
Read/Write		R	R	R	R	R	R	R	R
Bits	Name			Description	้า				
[7]	BUSY			Not support	rted				
[6]	OFF	This bit is asserted if the unit is not providing power to the origardless of the reason, including simply not being enabled. (Including simply not being enabled. (Including simply not being enabled.)							
[5]	VOUT_0	OV_FAULT		An output	over-voltage	e fault has o	ccurred.		
[4]	IOUT_O	C_FAULT		An output	over-current	fault has o	ccurred.		
[3]	VIN_UV	_FAULT		Not support	rted				
[2]	TEMPE	RATURE		A tempera	ture fault or	warning ha	s occurred.		
[1]	CML			A commun	ication, mer	mory or logi	c fault has c	occurred.	
[0]	NONE_	OF_THE_ A	BOVE	VOUT_UV	varning not l ′_FAULT, ∖X_MIN_Wa	IOUT_FA			PS_FAULT,

### **RTQ8826**

Command Code: 79h

Description: The STATUS\_WORD command returns two bytes of information with a summary of the units fault condition.

Bits	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name						9	STATι	JS_W	ORD							
Default Value							curre	ent sta	tus							
Read/Write	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bits		Name				Desc	cription	٦								
[15]		VOUT				An o	utput	voltag	e fault	has d	occurr	ed.				
[14]		IOUT				An o	utput	curren	it fault	has c	occurr	ed.				
[13]		INPUT	-			An ir	nput vo	oltage	fault h	nas oc	curre	d.				
[12]		MFRS	PECIFI	IC				turer s ST_O								
[11]		PG_S	TATUS	#		The	VR_R	eady s	signal,	, if pre	esent,	is neg	gated.			
[10]		FANS				Not s	suppo	rted								
[9]		OTHE	R			Not s	suppo	rted								
[8]		UNKN	OWN			Not s	suppo	rted								
[7]		BUSY				Not s	suppo	rted								
[6]		OFF					ut, reg	assei gardle:						•••		
[5]		VOUT	_OV_F	AULT		An o	utput	over-v	oltage	e fault	has o	ccurre	ed.			
[4]		IOUT_	OC_FA	AULT		An o	utput	over-c	urrent	fault	has o	ccurre	ed.			
[3]		VIN_U	IV_FAL	JLT		Not s	suppo	rted								
[2]		TEMP	ERATL	JRE		A ter	npera	ture fa	ult or	warni	ng ha	s occi	urred.			
[1]		CML				A co	mmun	ication	ns, me	emory	or log	gic fau	lt has	occur	red.	
[0]		NONE	_OF_T	HE_ A	BOVE	(VOI	יט_דנ	varnin /_FAL X_MII	JLT, I	OUT_	FAST					ULT,

Command C	Code: 7Ah	)							
Description:	The STA	TUS_VOU	T command	returns on	e byte of in	formation re	elating to th	e status of	the output
voltage relat	ed faults.				-		_		
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name					STATUS	S_VOUT			
Default Valu	e				current	status			
Read/Write		RW	R	R	RW	RW	R	R	R
Bits	Name			Description	۱				
[7]	VOUT_0	OV_FAULT		Output Ove	er-voltage F	ault. Write 1	b to clear th	nis bit.	
[6]	VOUT_0	OV_WARNI	NG	Not suppor	ted				
[5]	VOUT_l	JV_WARNII	NG	Not suppor	ted				
[4]	VOUT_U	JV_FAULT		Output Und	der-voltage	Fault. Write	1b to clear	this bit.	
[3]	VOUT_M	MAX_MIN W	/ARNING		n VOUT_MA			DMMAND ir NVOUT_MIN	
[2]	TON_M	AX_FAULT		Not suppor	ted				
[1]	TOFF_N	/IAX_WARN	IING	Not suppor	ted				
[0]	VOUT T	racking Erro	or	Not suppor	ted				



#### Command Code: 7Bh

Description: The STATUS\_IOUT command returns one byte of information relating to the status of the output current related faults.

current rela	ieu laulis.								
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name					STATU	S_IOUT			
Default Val	ue				current	status			
Read/Write		RW	R	R	R	R	R	R	R
Bits	Name			Description	1				
[7]	SLOW_	OC_FAULT		Output Slo	w Over-curr	ent Fault. V	Vrite 1b to cl	ear this bit.	
[6]	OC_LV_	FAULT							
[5]	OC_WA	RNING		Not suppor	rted				
[4]	UC_FAU	JLT		Not suppor	rted				
[3]	Current	Share Fault		Not suppor	rted				
[2]	In Powe	r Limiting M	ode	Not suppor	rted				
[1]	POUT_0	OP_FAULT		Not suppor	rted				
[0]	POUT_0	OP_WARNI	NG	Not suppor	rted				

Command	<b>l Code</b> : 7C	h							
Descriptio	on: The STA	ATUS_INPL	IT command	d returns on	e byte of VI	N status info	ormation.		
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name					STATUS	6_INPUT			
Default Va	alue				Curren	t status			
Read/Writ	е	R	R	R	R	R/W	R	R	R
Bits	Name			Descriptio	on				
[7]	VIN_OV	_FAULT		Not suppo	rted				
[6]	VIN_OV	_WARNING	3	Not suppo	rted				
[5]	VIN_UV	_WARNING	6	Not suppo	rted				
[4]	VIN_UV								
[3]	Unit Off Voltage	For Insuffi	cient Input	when the VIN_ON. I not trigger time, the events, an	unit powers During the ir SMBALER bit will be	e of insufficie up and stay nitial power o T#. Once V latched at a LERT# will oit.	ys until the up, the bit is /IN exceeds any subseq	first time VI s not latche s VIN_ON f uent VIN <	N exceeds d and does or the first
[2]	IIN_OC	FAULT		Not suppo	rted				
[1]	IIN_OC	WARNING		Not suppo	rted				
[0]	PIN_OP	WARNING	)	Not suppo	rted				

#### Command Code: 7Dh

Description: The STATUS\_TEMPERATURE command returns one byte of information relating to the status of the external temperature related faults.

Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name				ST	TATUS_ TE	MPERATUR	RE		
Default Va	alue				current	t status			
Read/Writ	e	RW	RW	R	R	R	R	R	R
Bits	Name			Description	1				
[7]	OT_FAL	ILT		Over-temp	erature Fau	lt. Write 1b	to clear this	bit.	
[6]	OT_WA	RNING		Over-temp	erature Wai	rning. Write	1b to clear	this bit.	
[5]	UT_WA	RNING		Not suppor	ted				
[4]	UT_FAL	ILT		Not suppor	ted				
[3:0]	Reserve	Reserved Reserved							

#### Command Code: 7Eh

Description: The STATUS\_CML command returns one byte of information relating to the status of the communication-related faults of the converter.

Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
Name					STATU	S_CML				
Default V	'alue				current	status				
Read/Wr	ite	RW	RW	RW	RW	R	R	RW	R	
Bits	Name			Description	n					
[7]	IVC			Invalid or clear.	Unsupported	d Command	Received.	This bit is v	vriteable to	
[6]	IVD			Invalid or l	Jnsupported	I Data Rece	ived. Write	1b to clear t	his bit.	
[5]	PEC							his bit.		
[4]	MEM			Memory F	ault Detecte	d. Write 1b	to clear this	bit.		
[3]	PROC			Not suppo	rted					
[2]	Reserve	d		Reserved						
[1]	ОТН			occurred.(	nication faul MTP busy c W/R). Write	or upload/do	wnload in j			
[0]	Reserve	, $,$ $,$								

#### Command Code: 80h

Description: The STATUS\_MFR\_SPECIFIC commands returns one byte with the manufacturer specific status information.

Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
Name				S	TATUS_MF	R_SPECIFI	С				
Default Valu	le				current	t status					
Read/Write R R R R R R R R								RW			
Bits	Name		Description								
[7:2]	Reserve	d		Reserved							
[1]	[1] IOUT_FAST_OC_FAULT Output Fast Over-current Fault. Write 1b to clear this bit.										
[0]	SPS_FA	ULT	_T Smart power stage fault. Write 1b to clear this bit.								

### RICHTEK

#### Command Code: 8Bh

Description: The READ\_VOUT command returns the actual measured output voltage in the same format as set by the VOUT\_MODE command

Bits	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name							READ	D_VO	UT							
Default Value		current status														
Read/Write	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bits		Name Description														
[15:0] VOUT				VOU	IT = [1	5:0] x	2 <sup>-9</sup>									

Command Co	ode: 8C	h														
Description: 1	The REA	AD_IOL	JT com	mand r	eturns	the ave	erage t	otal ou	utput c	urrent	in Ar	nps.				
Bits	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name							REA	D_IOl	JT							
Default		current status														
Value		current status														
Read/Write	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bits		Name				Des	criptio	n								
[15:11]		Exponent [15:11] = 00000: 2^(0) = 1														
[10:0]		$READ\_IOUT \qquad IOUT = [10:0] \times 2^{0}$														

	Command Code: 8Dh Description: The READ_TEMPERATURE_1 command returns the temperature in °C of the external sense element.															
	1				T							I			1	
Bits	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name		READ_TEMPERATURE_1														
Default Value		current status														
Read/Write	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bits		Name				Des	criptio	n								
[15:11]		Exponent [15:11] = 00000: 2^(0) = 1														
[10:0]					URE_1		IP = pleme	[10:0] nt).	x 2 <sup>0</sup>	, bit10	) is s	sign b	oit (as	s par	t of	two's

Command C	ode: 98h										
Description:	The PM	BUS_REVI	SION com	mand conta	ins the rev	ision of the	PMBus to	which the	device is		
compliant.											
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
Name											
Default Valu	е	0x33h									
Read/Write		R	R	R	R	R	R	R	R		
Bits	Name			Description	า						
[7:4]	Part I Re	evision	sion [7:4] = 0011: (Rev 1.3)								
[3:0]	Part II R	evision		[3:0] = 001	1: (Rev 1.3)						

### **RTQ8826**

Command Code: 99h

Command Co																	
Description:	The MF					1						· · · · · ·		1	1	1	1
Bits	Bit15	Bit14	Bit13	Bit12	Bit1	1	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name								MF	R_ID								
Default								0x1	214h	า							
Value		<b>D</b>	<b>_</b>						Б	<b>D</b>	<b>_</b>		Б				
Read/Write	R	R	R	R	R		R	R	R	R	R	R	R	R	R	R	R
Bits		Name						criptior									
[15:0]		MFR_	ַםו				[15:	0] = 0x	1214	n							
Command Co	ode: AD	h															
Description:			E ID co	ommar	nd ind	icat	es the	e device	e cod	e is 88	326 - c	ode id	entifie	er for F	RTQ8	826.	
Bits	Bit15		Bit13	Bit12	1		Bit10	Bit9		B Bit7	1		Bit4				Bit0
Name								IC_DE	VICE	ID							
Default																	
Value								0x8	8826h	) 							
Read/Write	R	R	R	R	R		R	R	R	R	R	R	R	R	R	R	R
Bits		Name					Des	criptior									
[15:0]		IC_DE	EVICE_	ID			[15:	0] = 0x8	3826I	า							
revision. Bits Name		Bit	7	Bit6		Bi	it5	Bit	-	Bi CE_R		Bit	2	Bit	1	Bi	it0
			.1	Dito					-			Dit	_	Dit			
Default Value	;								0x0	)0h							
Read/Write		R		R		F	२	R		F	2	R		R		F	२
Bits	Name				C	esc	criptio	n									
[7:0]	IC_DEV	/ICE_R	EV					EVICE ed with							silico	on ar	nd is
Command Co Description: /			curren	t balan	ice ga	ain.											
Bits		Bit	7	Bit6		Bi	it5	Bit	4	Bi	t3	Bit	2	Bit	1	Bi	it0
Name							MFR_	_PH1_(	Curre	nt_Ba	lance_	Gain					
Default Value	;								0x0	)4h							
Read/Write		R		R		F	२	R		F	2	RV	V	RV	V	R	W
Bits	Name		•		D	)esc	criptio	n									
[7:3]	Reserve	ed			F	lese	erved										
[2:0]	PH1 CE	[2:0] = 000 : 69.2%, [2:0] = 001 : 76.9%, [2:0] = 010 : 84.6%, [2:0] = 011 : 92.3%															



#### Command Code: D1h

Description: Adjusts phase2 current balance gain.

Description	n. Aujusts p			gan.							
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
Name				MFR_	PH2_Curre	ent_Balance	_Gain				
Default Va	lue				0x0	04h					
Read/Write	е	R	R	R R R R RW RW RW							
Bits	Name		Description								
[7:3]	Reserve	d		Reserved							
[2:0]	PH2 CB	G		[2:0] = 010 [2:0] = 100	: 84.6%, [2 : 100% (de	:0] = 001 : 7 :0] = 011 : 9 fault), [2:0] [2:0] = 111	92.3%, = 101 : 107.	69%,			

Comma	nd Code: D2	2h									
Description	on: Adjusts p	hase3 curre	ent balance	gain.							
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
Name				MFR_	PH3_Curre	nt_Balance	_Gain				
Default V	alue			0x04h							
Read/Wr	ite	R	R	R R R R RW RW RW							
Bits	Name			Description	ו						
[7:3]	Reserve	d		Reserved							
[2:0]	PH3 CB	G		[2:0] = 010 [2:0] = 100	: 69.2%, [2 : 84.6%, [2 : 100% (de : 115.38%,	:0] = 011 : 9 fault), [2:0]	2.3%, = 101 : 107.	69%,			

Command Code: D3h													
Description:	: Adjusts p	hase4 curre	ent balance	gain.									
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
Name				MFR_	PH4_Curre	nt_Balance	_Gain						
Default Value 0x04h													
Read/Write R R R R R RW RW							RW						
Bits	Name			Description	۱								
[7:3]	Reserve	d		Reserved									
[2:0]	PH4 CB	G		[2:0] = 010 [2:0] = 100	: 84.6%, [2 : 100% (de	:0] = 001 : 7 :0] = 011 : 9 fault), [2:0] : [2:0] = 111	2.3%, = 101 : 107.	69%,					

Command	Code: D4h										
Description	n: Adjusts p	hase5 curre	ent balance	gain.							
Bits	Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0										
Name				MFR_	PH5_Curre	nt_Balance	_Gain				
Default Va	fault Value 0x04h										
Read/Write R R R R RW RW						RW					
Bits	Name			Description	۱						
[7:3]	Reserve	d		Reserved b	oits						
[2:0]	PH5 CB	G		[2:0] = 010 [2:0] = 100	: 69.2%, [2 : 84.6%, [2 : 100% (de : 115.38%,	:0] = 011 : 9 fault), [2:0]	92.3%, = 101 : 107.	.69%,			

### **RTQ8826**

Command Code: D5h

Description: Adjusts phase6 current balance gain.

Description. Adjusts phaseo current balance gain.									
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name				MFR_	PH6_Curre	nt_Balance	_Gain		
Default Val	ue				0x0	)4h			
Read/Write	rite R R R R R RW RW R								RW
Bits	Name		Description						
[7:3]	Reserve	d		Reserved					
[2:0]	PH6 CB	G		[2:0] = 010 [2:0] = 100	: 84.6%, [2 : 100% (de	:0] = 001 : 7 :0] = 011 : 9 fault), [2:0] = [2:0] = 111	2.3%, = 101 : 107.	69%,	

#### Command Code: D6h

The IOUT\_FAST\_OC\_FAULT\_LIMIT command sets the value of the pre-phase output current, in Amps, that causes an fast over-current fault condition.

Sets SLOW\_OC delay time. The SLOW\_OC\_DLY\_Time command sets continuous time after the current must exceed IOUT\_ SLOW\_OC\_FAULT\_LIMIT.

Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name			MFR_IO	UT_FAST_	OC_FAULT	LIMIT & N	IFR_SLOW	_OCDLY	
Default Valu	e				0x	05			
Read/Write		R	R	R	R	RW	RW	RW	RW
Bits	Name			Description	า				
[7:4]	Reserve	d	Reserved						
[3:2]	IOUT_FA	ST_OC_FA	ULT_LIMIT	[3:2] = 10 : For 6-phas	50A, [3:2] = 70A, [3:2] =	= 11 : 80A. lout(Fast_C	9Cth) = 69A.		
[1:0]	SLOW_OC_DLY_Time $[1:0] = 00 : 20us, [1:0] = 01 : 32us (default), [1:0] = 10 : 44us, [1:0] = 11 : 56us   $								

Command C											
Description:		· •	• • • •	•	witching free	quency rang	ge is 550kH	z ~ 1MHz, a	and the low		
switching fre	equency r	ange is 220	<u>kHz ~ 500k</u>	Hz.		r	1	1			
Bits	Bits Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0										
Name											
Default Valu	Default Value 0x04h										
Read/Write	Read/Write R R R R RW RW RW										
Bits	Name	Description									
[7:2]	Reserve	d		Reserved							
[3:0]	K <sub>TON</sub> _fre	q		[3:0] = 08h 2.27, [3:0] 0Fh : 3.55 On-time (to [3:0] = 00h	: 1.73, [3:0 = 0Ch : 2.4 N) K Factor : 0.64, [3:0 = 04h : 1.00	] = 09h : 1.9 5, [3:0] = 0E r Setting for ] = 01h : 0.7	91, [3:0] = 0 0h : 2.82, [3 Iow switchi 73, [3:0] = 0	hing frequen Ah : 2.09, [3 :0] = 0Eh : 3 ng frequenc 02h : 0.82, [3 1.18, [3:0] =	3:0] = 0Bh : 3.18, [3:0] = y 3:0] = 03h :		



### Command Code: D8h

Descriptio	on: Sets ada	ptive quick	response t	hreshold for	load-line > (	$0 m \Omega$ and $Q$	R width max	ximum.	
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name					MFR	AQR			
Default Va	alue				0x0	00h			
Read/Write RW RW RW RW RW RW RW								R	
Bits	Name Description								
[7:3]	AQR_TH	4			ing Trigger <sup>-</sup> = [7:3] x 72n		7:3]=00000	is disabled.	
[2:1]	QR_WD	_MAX		QR Width [2:1] = 00 160%* ton	: 60%* ton	(default), 01	I : 80%* ton	N, 10 : 120%	‰* ton, 11 :
[0]	[0] Reserved Reserved								

#### Command Code: D9h

Description: Sets VR\_HOT# hysteresis. If temperature drops below OT warning condition minus hysteresis and then VR\_HOT# de-asserts.

Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
Name			MFR_VR_HOT_Hys							
Default Valu	ie				0x0	D1h				
Read/Write		R	R R R R R RW RW RW							
Bits	Name		Description							
[7:3]	Reserve	ed	Reserved							
[2:0]	VR_HO	T# hysteres	is	[2:0] = 010 [2:0] = 100	) : 3°C, [2:0] ) : 9°C, [2:0] ) : 15°C, [2:0 ) : 21°C, [2:0	= 011 : 12° )] = 101 : 18	Ċ, ºC,			

Command (	Code: DAI	n								
Description:	Sets VO	UT behavior	when RES	SET# asserts	s. Sets the b	ehavior who	en the chan	nel has faul	t.	
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
Name				MFR_RES	ET_RESPO	NSE_Rail_I	- ault_Mode			
Default Valu	le				0x0	D1h				
Read/Write										
Bits	Name Description									
[7:2]	2] Reserved									
[1]	Reset#	pin response	e	(greater th current val the VOUT [1] = 1: W	an 2µs), the ue to the V _TRANSITIC hen the RE	ON_RATE d	tage begins e according command. asserted lo	to transitic to the slew		
[0]	Channe	l fault mode		[0] = 0: All	channel shu					

www.richtek.com

### **RTQ8826**

Command Code: DBh

Description: Sets OV behavior.											
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
Name					MFR_OV	_Behavior					
Default Val	ue				0x(	)0h					
Read/Write		R R R R R R RW RW									
Bits	Name			Description	า						
[7:2]	Reserve	d		Reserved							
[1:0]	OV beha	avior		[1:0] = 01 :	Soft-shutdo	wn (default) own, e low-side M					

Comman	d Code: DC	h							
Descriptio	on: Sets DV	S compensa	ation.						
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name				N	/IFR_DVS_	Compensat	e		
Default V	alue				0x(	01h			
Read/Write R R R R R R R R R R									RW
Bits	Name Description								
[7:2]	Reserve	ed	Reserved						
[1:0]	DVS co	mpensate		[1:0] = 01 : While VOU [1:0] = 01 : While VOU [1:0] = 01 : While VOU	JT_TRANS 0.625uA, [' JT_TRANS 1.25uA, [1: JT_TRANS 2.5uA, [1:0 JT_TRANS	1:0] = 10 : 1 ITION rate :0] = 10 : 2.9 ITION rate 0] = 10 : 5uA ITION rate	is 1mV/us : .25uA, [1:0] is 4mV/us : 5uA, [1:0] = is 8mV/us : ., [1:0] = 01: is 16mV/us , [1:0] = 01:	= 01: 2.5uA 01: 5uA 10uA :	A.

Command C	Command Code: DDh											
Description:	Description: Sets Ai-gain for LL.											
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
Name	MFR_Load_Line											
Default Value 0x01h												
Read/Write		R	R	R	R	R	R	RW	RW			
Bits	Name			Description	ו							
[7:2]	Reserve	d		Reserved								
[1:0] Ai-gain $ \begin{bmatrix} 1:0] = 00 : 0.25, [1:0] = 01 : 0.50 \text{ (default)}, \\ [1:0] = 10 : 0.75, [1:0] = 11 : 1.00 \end{bmatrix} $												

### RICHTEK

#### Command Code: DEh

Description: Sets IOUT gain calibration for the READ\_IOUT result and the IOUT\_SLOW\_OC\_FAULT\_LIMIT & IOUT\_FAST\_OC\_FAULT\_LIMIT..

1001_17	01_00_170		••						
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name					MFR_IOUT	_CAL_GAIN	1		
Default V	alue				0x(	00h			
Read/Wri	ite R R R R RW RW RW RW								
Bits	Name		Description						
[7:4]	Reserve	d		Reserved					
[3:0]	IOUT ga	iin		= 3h : 2.34 [3:0] = 7h : -4.69%, [3	: 0% (defau %, [3:0] = 4t : 5.47%, [3:0 ::0] = Bh : -3 : -1.56%, [3	n : 3.13%, [3 ] = 8h : -6.2 .91%, [3:0] :	:0] = 5h : 3.9 5%, [3:0] = 9 = Ch : -3.13	91%, [3:0] = 9h : -5.47%,	6h : 4.69%, [3:0] = Ah :

Comman	d Code: DF	ĥ										
Descripti	i <b>on</b> : Sets ab	solutely qui	ck respons	e threshold for	or no load-li	ine.						
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
Name	me MFR_ABS_QR											
Default Value 0x00h												
Read/Wr	ite	RW	RW	RW	R	R	R	R	R			
Bits	Name			Descriptio	n							
[7:5]	ABS_QF	R_TH				<b>gger Thres</b> + [7:5] x 5m	<b>hold</b> nV, except [7	7:5]=000 is o	disabled.			
[4:0]	[4:0] Reserved Reserved											

Command	Code: E0	h							
Description	n: Sets VC	OUT_RPT g	ain calibrati	on for the R	EAD_VOUT	result.			
Bits Bit7 Bit6			Bit5	Bit5 Bit4 Bit3 Bit2 Bit1 Bit0					
Name MFR_VOUT_RPT_GAIN									
Default Val	ue				0x0	)0h			
Read/Write	)	R	R	R R R RW RW RW					
Bits	Name			Descriptio	n				
[7:3]	Reserve	ed		Reserved					
[2:0]	VOUT_F	RPT gain		[2:0] = 011	: -7.02%, [2		-9.36%, [2:0	%, [2:0] = 01 D] = 101 : -1	

#### Command Code: E1h


**Description:** The MFR\_IOUT\_ FAST\_OC \_FAULT\_RESPONSE command sets the response type to an overcurrent fault.

Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name				MFR_IOUT	_ FAST_O	C_FAULT_R	ESPONSE		
Default Va	alue				OxE	39h			
Read/Write		RW	RW	RW	RW	RW	RW	RW	RW
Bits	Name			Descriptio	n				
[7:6]	Respons	se		[7:6] = 10: retry settin	No shutdow The device g in bits [5:3 ombinations	e shuts dow 3].	n and resp	,	ding to the
[5:3]	Retry se	etting		[5:0] = 000	000: Latche	ed shutdowr	า		
[2:0]	Retry de	elay time		TON_DEL	1 001: Hice AY. ombinations	•		elay time is	; 100ms +

Command (	Code: E2	h							
Description	Description: Set MFR_CODE_VERSION to store NVM code version defined by user and the byte without defined								
format.									
Bits		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name	MFR_CODE_VERSION								
Reset Value	)				0x0	)0h			
<b>Read/Write</b>		RW	RW	RW	RW	RW	RW	RW	RW
Bits Name				Description					
[7:0] MFR_CODE_VERSION			NVM code version defined by user.						



### **Outline Dimension**



Pin #1 ID and Tie Bar Mark Options

Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

	Symbol	Dimensions I	n Millimeters	Dimension	s In Inches
	Symbol	Min.	Max.	Min.	Max.
А		0.700	0.800	0.028	0.031
	A1	0.000	0.050	0.000	0.002
	A3	0.175	0.250	0.007	0.010
	b	0.200	0.300	0.008	0.012
D		6.950	7.050	0.274	0.278
D2	Option1	5.050	5.250	0.199	0.207
DZ	Option2	5.600	5.700	0.220	0.224
	Е	6.950	7.050	0.274	0.278
E2	Option1	5.050	5.250	0.199	0.207
E2	Option2	5.600	5.700	0.220	0.224
	е	0.5	500	0.0	020
	L	0.350	0.450	0.014	0.018

#### W-Type 48L QFN 7x7 Package


Note : The package of RTQ8826 uses Option1.

 Copyright © 2024 Richtek Technology Corporation. All rights reserved.
 RICHTEK
 is a registered trademark of Richtek Technology Corporation.

 www.richtek.com
 DSQ8826-02
 February
 2024



### **Footprint Information**




Dealvage		Number of			Fo	otprint	Dimen	sion (m	ım)			Toloropoo
Package		Pin	Р	Ax	Ay	Bx	Ву	С	D	Sx	Sy	Tolerance
	Option1	40	0.50	7 90	7.90	6 10	6 10	0.95	0.20	5.30	5.30	· 0.05
V/W/U/XQFN7*7-48	Option2	48	0.50	7.80	7.80	6.10	0.10	0.85	0.30	5.65	5.65	±0.05

Note : The package of RTQ8826 uses Option1.




### **Packing Information**

#### **Tape and Reel Data**



Daalaana Turaa	Tape Size	Pocket Pitch	Reel Si	ze (A)	Units	Trailer	Leader	Reel Width (W2)
Package Type	(W1) (mm)	(P) (mm)	(mm)	(in)	per Reel	(mm)	(mm)	Min./Max. (mm)
QFN/DFN 7x7	16	12	330	13	2,500	160	600	16.4/18.4



C, D, and K are determined by component size. The clearance between the components and the cavity is as follows:

- For 16mm carrier tape: 1.0mm max.

Tana Siza	W1	F	C	E	3	F	-	Ø	ίJ	Н
Tape Size	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.
16mm	16.3mm	11.9mm	12.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	0.6mm

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. www.richtek.com



#### **Tape and Reel Packing**

Step	Photo / Description	Step	Photo / Description
1	Reel 13"	4	1 reel per inner box <b>Box G</b>
2		5	
	HIC & Desiccant (2 Unit) inside		6 inner boxes per outer box
3		6	
	Caution label is on backside of Al bag		Outer box Carton A

Container	Reel			Box		Carton			
Package	Size	Units	Item	Reels	Units	Item	Boxes	Units	
QFN and DFN 7x7	13"	2,500	Box G	1	2,500	Carton A	6	15,000	

Copyright © 2024 Richtek Technology Corporation. All rights reserved.	RICHTEK	is a registered trademark of Richtek Technology Corporation.



#### Packing Material Anti-ESD Property

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
$\Omega/cm^2$	10 <sup>4</sup> to 10 <sup>11</sup>					

### **Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

#### RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

www.richtek.com



### **Datasheet Revision History**

Version	Date	Description	ltem
02	2024/2/7	Modify	Ordering Information on P2 Recommended Operating Conditions on P8 Application Information on P19, 28 Outline Dimension on P74 Footprint Information on P75 Packing Information on P77