


Highly Integrated USB PD Type-C Controller for SMPS

General Description

The RT7202K is a simple and yet flexible for multipurpose of USB PD controller. By programming, it could operate as a source or a sink.

When used as a source, it could be used in an off-line AC-DC converter, as it integrates shunt regulator, constant voltage (CV) and constant current (CC) control loop with programmable reference voltage to meet the specification of Programmable Power Supply (PPS) specification. When combined with external buck or buck boost controller, it could constitute a DCDC converter, such as a car charger, and could also meet the PPS specification. When used as a sink, it is simple, low cost, yet flexible to use to request required power from a source. If using the RT7202KD/KJ/KT for a sink design, it has I²C interface and two GPIOs for flexible use and could be easily controlled by other MCU which plays a master role.

Ordering Information



Note :

Richtek products are Richtek Green Policy compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.

Features

- **Protocols Supported**
 - ▶ USB PD 2.0 and 3.0 (PPS)
 - ▶ Other Proprietary Protocols
- **Highly Integrated**
 - ▶ Embedded MCU with an Mask-ROM of 24kB, an OTP-ROM of 8kB (RT7202KD/KE/KF) or 16kB (RT7202KH/KJ/KP/KT), and an SRAM of 2kB
 - ▶ Embedded BMC Transceiver
 - ▶ Wide V_{DD} Operation Range : 3V to 22V
 - ▶ Built-in Shut Regulator for Constant-Voltage and Constant-Current Regulation
 - ▶ Built-in 10-bit Analog-to-Digital Converter (ADC)
 - ▶ Programmable Cable Compensation
 - ▶ BLD Pin for Quick Discharge of Output Capacitor (RT7202KD/KJ)
 - ▶ VDD Pin for Quick Discharge of Output Capacitor (RT7202KE/KF/KH/KP/KT)
 - ▶ USBP Pin for Direct Drive of External Blocking N-MOSFET
 - ▶ Power-Saving Mode in Standby Mode
- **Protection**
 - ▶ Adaptive Over-Voltage Protection
 - ▶ Adaptive Under-Voltage Protection
 - ▶ Firmware-Programmable Over-Current Protection
- **Ambient Temperature Range : -40°C to 105°C**
- **Junction Temperature Range : -40°C to 125°C**

Applications


- USB PD Type-C Chargers/Adapters for Smart Phones, NBs, Tablets and All Other Electronics
- USB PD Extension Cores with Offline AC-DC Converters

Marking Information


For marking information, contact our sales representative directly or through a Richtek distributor located in your area.

Pin Configuration


(TOP VIEW)




WQFN-16L 4x4 (RT7202KD/KJ)




WQFN-16L 4x4 (RT7202KT)



SOP-10 (RT7202KE)



SOP-10 (RT7202KF/KP)




SOP-10 (RT7202KH)


RT7202K Version Table

Version	RT7202KD	RT7202KE	RT7202KF	RT7202KH	RT7202KJ	RT7202KP	RT7202KT
Output Voltage Supported	3V to 22V	3V to 22V	3V to 22V	3V to 22V	3V to 22V	3V to 22V	3V to 22V
V_{OUT} Scaling Factor $R_{FB2} / (R_{FB1} + R_{FB2})$	1/10	1/10	1/10	1/10	1/10	1/10	1/10
DP/DM Pin	O	X	DM only	X	O	DM only	O
Blocking MOSFET Driver	N-MOSFET	N-MOSFET	N-MOSFET	N-MOSFET	N-MOSFET	N-MOSFET	N-MOSFET
IFB Pin	O	O	X	X	O	X	O
VBUS Pin	O	X	X	X	O	X	O
BLD Pin	O	X	X	X	O	X	X
Built-in FB Resistors	X	X	X	O	X	X	O
OTP ROM	8kB	8kB	8kB	16kB	16kB	16kB	16kB


Simplified Application Circuit




RT7202KD/KJ Simplified Application Circuit for Sink Side




RT7202KD/KJ Simplified Application Circuit for Source Side




RT7202KE Simplified Application Circuit for Source Side



RT7202KF/KP Simplified Application Circuit for Source Side



RT7202KH Simplified Application Circuit for Source Side



RT7202KT Simplified Application Circuit for Source Side

Functional Pin Description

RT7202KD/KJ

Pin No.	Pin Name	Type	Pin Function
1, 17 (Exposed Pad)	GND	GND	Ground. The Exposed Pad must be soldered to a large PCB and connected to GND for maximum power dissipation.
2	USBP	D IO	Control signal of the blocking N-MOSFET.
3	NC	--	No internal connection.
4	V2	PWR	Regulated DC bias to supply for the MCU.
5	DM/SDA	A/D IO	USB DM channel.
6	CC1	A/D IO	Type-C connector Configuration Channel (CC) 1, used to detect a cable plug event and determine the cable orientation.
7	CC2	A/D IO	Type-C connector Configuration Channel (CC) 2, used to detect a cable plug event and determine the cable orientation.
8	DP/SCK	A/D IO	USB DP channel.
9	CS+	AI	Positive input of a current-sense amplifier for output current sensing.
10	CS-	AI	Negative input of a current-sense amplifier for output current sensing.
11	VFB	AI	Feedback input for the constant-voltage loop.
12	IFB	AI	Feedback input for the constant-current loop.
13	VBUS/GPIO1	A IO	Over-voltage fault indication output, used to pull low an optocoupler.
14	OPTO	AO	Current sink output for optocoupler connection.
15	VDD	PWR	Supply input voltage.
16	BLD/GPIO2	D IO	Bleeder connection node to provide another path to discharge the output capacitor.

RT7202KE

Pin No.	Pin Name	Type	Pin Function
1	VDD	PWR	Supply input voltage.
2	GND	GND	Ground.
3	USBP	D IO	Control signal of the blocking N-MOSFET.
4	V2	PWR	Regulated DC bias to supply for the MCU.
5	CC1	A/D IO	Type-C connector Configuration Channel (CC) 1, used to detect a cable plug event and determine the cable orientation.
6	CC2	A/D IO	Type-C connector Configuration Channel (CC) 2, used to detect a cable plug event and determine the cable orientation.
7	CS-	AI	Negative input of a current-sense amplifier for output current sensing.
8	VFB	AI	Feedback input for the constant-voltage loop.
9	IFB	AI	Feedback input for the constant-current loop.
10	OPTO	AO	Current sink output for optocoupler connection.

RT7202KF/KP

Pin No.	Pin Name	Type	Pin Function
1	VDD	PWR	Supply input voltage.
2	GND	GND	Ground.
3	USBP	D IO	Control signal of the blocking N-MOSFET.
4	V2	PWR	Regulated DC bias to supply for the MCU.
5	DM	A/D IO	USB DM channel.
6	CC1	A/D IO	Type-C connector Configuration Channel (CC) 1, used to detect a cable plug event and determine the cable orientation.
7	CC2	A/D IO	Type-C connector Configuration Channel (CC) 2, used to detect a cable plug event and determine the cable orientation.
8	CS-	AI	Negative input of a current-sense amplifier for output current sensing.
9	VFB	AI	Feedback input for the constant-voltage loop.
10	OPTO	AO	Current sink output for optocoupler connection.


RT7202KH

Pin No.	Pin Name	Type	Pin Function
1	GND	GND	Ground.
2	USBP	D IO	Control signal of the blocking N-MOSFET.
3	V2	PWR	Regulated DC bias to supply for the MCU.
4	CC1	A/D IO	Type-C connector Configuration Channel (CC) 1, used to detect a cable plug event and determine the cable orientation.
5	CC2	A/D IO	Type-C connector Configuration Channel (CC) 2, used to detect a cable plug event and determine the cable orientation.
6	CS+	AI	Positive input of a current-sense amplifier for output current sensing.
7	CS-	AI	Negative input of a current-sense amplifier for output current sensing.
8	VFB	AI	Feedback input for the constant-voltage loop.
9	OPTO	AO	Current sink output for optocoupler connection.
10	VDD	PWR	Supply input voltage.


RT7202KT

Pin No.	Pin Name	Type	Pin Function
1	VBUS	D I	To provide the path to discharge the VBUS capacitor or thermal sensor connection node for over-temperature protection.
2	USBP	D IO	Control signal of the blocking N-MOSFET.
3	V2	PWR	Regulated DC bias to supply for the MCU.
4	DP	A/D IO	USB DM channel.
5	DM	A/D IO	USB DM channel.
6	CC1	A/D IO	Type-C connector Configuration Channel (CC) 1, used to detect a cable plug event and determine the cable orientation.
7	CC2	A/D IO	Type-C connector Configuration Channel (CC) 2, used to detect a cable plug event and determine the cable orientation.
8	CS+	AI	Positive input of a current-sense amplifier for output current sensing.
9	CS-	AI	Negative input of a current-sense amplifier for output current sensing.
10	VFB	AI	Feedback input for the constant-voltage loop.
11	IFB	AI	Feedback input for the constant-current loop.
12	RT	A/D IO	Remote thermal sensor connection node for over-temperature protection.
13	NC	--	No internal connection.
14	OPTO	AO	Current sink output for optocoupler connection.
15	VDD	PWR	Supply input voltage.
16, 17 (Exposed Pad)	GND	GND	Bleeder connection node to provide another path to discharge the output capacitor.


Functional Block Diagram




RT7202KD/KJ Functional Block Diagram




RT7202KE Functional Block Diagram



RT7202KF/KP Functional Block Diagram



RT7202KH Functional Block Diagram



RT7202KT Functional Block Diagram

Operation

The RT7202K is a highly integrated secondary-side USB PD Type-C controller with various functions and protections for off-line AC-DC converters.

Power Structure

Biased by the VDD pin, the RT7202K has two regulated DC output voltages, V_5 and V_2 , to supply internal circuitry and an internal microprocessor (MCU). A bypass capacitor at the V2 pin is required to improve stability of the internal LDO and to minimize regulated ripple voltages.

Constant-Voltage (CV) Regulators

A constant-voltage (CV) regulator is connected to OPTO, an open-drain output pin. The operation of the feedback loop is similar to that of the traditional TL431 shunt regulator except that V_{OPTO} operating range is wider, from 0.3V to 25V, which enables easy design of converters with a wider output range. The OPTO pin will be in high-impedance state, if the VDD voltage is still below a UVLO threshold V_{VDD_ON} , to ensure a smooth power-on sequence. The reference voltage, V_{REF_CV} , for the voltage feedback loop, is analog output voltage from the embedded DAC, and its digital counterpart is from the MCU. The analog output range of the 11-bit DAC is from $V_{DAC_MIN} = 0.15V$ to V_{DAC_MAX} (typical 2.2V), which makes output voltage resolution as small as 10mV to achieve high-precision CV regulation.

Constant-Current (CC) Regulators (For RT7202KD/KE/KJ/KT)

The constant-current (CC) regulator is also connected to OPTO pin. The analog current loop output range of the 10-bit DAC is from 0 to V_{DAC_MAX} (typical 1.5V).

Current-Sense Amplifier

To minimize power loss of the current sense resistor in the converter, the RT7202K includes an amplifier with virtually zero input offset voltage and with a register-programmable voltage gain of 20 or 40. The sensed output current signal is amplified by the current-sense amplifier, shown as "lo_signal" in Figure 1, which is then sent to the MCU, by way of an ADC for analog-to-digital conversion,

to update the output current status in the MCU. According to the output current status and firmware-programmable over-current threshold, the over-current protection can be activated.




Figure 1. CV/CC Loop Block Diagram

Interface of DP and DM (For RT7202KD/KF/KJ/KP/KT)

The DP and DM pin, connected to the MCU via an ADC, can be reprogrammed for other purposes since they can be used as an analog/digital input/output, as shown in Figure 2.




Figure 2. Interface of DP/DM

Interface of CC1 and CC2

The CC1 and CC2 pins are used for compliance with USB PD Type-C specification. When configured as a Downstream Facing Port (DFP), three current capabilities of 80μA, 180μA, and 330μA, provided by each of the CC pins, will be advertised to an Upstream Facing Port (UFP) as default USB current, 1.5A, and 3.0A, respectively, as shown in Figure 3.




Figure 3. Interface of CC1 and CC2

Open-Drain Drivers for BLD and VBUS Pins

The BLD and VBUS pins with their specific functions are driven by open-drain drivers, as shown in Figure 4 and explained below.

The BLD pin is used as a bleeder to help discharge the output capacitor to V_{safe5V} upon the detachment of a connected device, or to a lower desired output voltage level upon a UFP request, such as from 12V to 5V. A resistor is connected between V_{OUT} and the BLD pin and a power resistor can be used for better power dissipation capability.

The VBUS pin is used as a bleeder to help discharge the VBUS capacitor to V_{safe0V} upon the detachment of a connected device and provide real-time VBUS voltage detection by ADC. (RT7202KT without ADC function.)




Figure 4. Interface of the BLD and VBUS Pins

Absolute Maximum Ratings (Note 1)

- USBP to GND ----- -0.3V to 32V
- VDD, OPTO, BLD/GPIO2, RT, VBUS/GPIO1 to GND ----- -0.3V to 28V
- CC1, CC2 to GND ----- -0.3V to 22V
- VFB, IFB, DP, DM, CS+, CS- to GND ----- -0.3V to 7V
- V2 to GND ----- -0.3V to 2.5V
- Power Dissipation, $P_D @ T_A = 25^\circ\text{C}$
 - WQFN-16L 4x4 ----- 0.39W
 - SOP-10 ----- 0.51W
- Package Thermal Resistance (Note 2)
 - WQFN-16L 4x4, θ_{JA} ----- 256.4°C/W
 - WQFN-16L 4x4, θ_{JC} ----- 7°C/W
 - SOP-10, θ_{JA} ----- 194.2°C/W
 - SOP-10, θ_{JC} ----- 36.2°C/W
- Lead Temperature (Soldering, 10 sec.) ----- 260°C
- Junction Temperature ----- 150°C
- Storage Temperature Range ----- -65°C to 150°C
- ESD Susceptibility (Note 3)
 - HBM (Human Body Model) ----- 2kV

Recommended Operating Conditions (Note 4)

- Supply Input Voltage, VDD ----- 3V to 22V
- Junction Temperature Range ----- -40°C to 125°C
- Ambient Temperature Range ----- -40°C to 105°C

Electrical Characteristics

($T_A = 25^\circ\text{C}$, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
VDD Section						
VDD Turn-On Threshold Voltage	V_{VDD_ON}		2.9	3.05	3.2	V
VDD Turn-Off Threshold Voltage	V_{VDD_OFF}		2.7	2.75	2.8	V
VDD Turn-On/-Off Hysteresis	V_{VDD_HYS}		0.2	0.3	0.4	V
VDD Start-Up Current	I_{DD_START}	VDD = 2.6V	100	200	300	μA
VDD Operating Current	I_{DD_OP}		4	6	8	mA
VDD Sleep-Mode Current	I_{DD_SLEEP}	In sleep mode	400	550	750	μA
VDD Over-Voltage Protection Threshold Voltage	V_{VDD_OVP}		23	24	25	V
VDD Over-Voltage Protection Deglitch Time	t_{D_VDDOVP}	(Note 5)	25	50	90	μs
		(For RT7202KT) (Note 5)	15	30	45	

Parameter	Symbol	Conditions	Min	Typ	Max	Unit		
Register-Programmable Over-Voltage Protection Threshold	V _{VOUT_OVP}	Ratio of V _{REF_CV}	109.25	115	120.75	%		
			114	120	126			
			118.75	125	131.25			
		Disable						
		Ratio of V _{REF_CV} (For RT7202KT)	105.45	111	116.55			
			109.25	115	120.75			
			114	120	126			
			118.75	125	131.25			
			Disable					
		Register-Programmable VDD Discharge Current	I _{DD_DISCH}		00		15	30
01	40				60	80		
10	63				90	117		
11	84				120	156		
MCU Operating Frequency	f _{OSC_MCU}	V _{DD} = 5V	20.5	21.6	22.7	MHz		
Internal Bias								
V ₂	V _{BIAS_V2}	3V < V _{DD} < 25V	1.71	1.80	1.89	V		
V ₂ Output Short-Circuit Current	I _{V2_SC}		30	50	70	mA		
Regulator Section								
Internal Resistor between VFB and VDD	R _{FBI}	(For RT7202KH/KT)	144	180	216	kΩ		
Internal Low-Side VFB Resistor	R _{FBI2}	(For RT7202KH/KT)	16	20	24	kΩ		
V _{OUT} Scaling Factor	K _{VOUT}	(R _{FBI1} + R _{FBI2}) / R _{FBI2} (For RT7202KH/KT)	9.9	10	10.1	--		
Default Reference Voltage for Standby CV Regulators	V _{ST_REF_CV}		0.485	0.5	0.515	V		
Minimum DAC Output Voltage for CV Regulators	V _{DAC_MIN_CV}	11-bit D/A conversion	0.147	0.15	0.153	V		
Maximum DAC Output Voltage for CV Regulators	V _{DAC_MAX_CV}		2.178	2.2	2.222	V		
Maximum DAC Output Voltage for CC Regulators	V _{DAC_MAX_CC}	10-bit Digital-to-Analog converter	1.485	1.5	1.515	V		
Maximum ADC Sense Voltage	V _{ADC_MAX}	10-bit A/D conversion	2.178	2.2	2.222	V		
Ratio of Change in Reference Input Voltage to Change in OPTO Voltage	$\frac{\Delta V_{REF}}{\Delta V_{OPTO}}$	ΔV _{OPTO} = 25V to V _{REF} (Note 5)	-2.4	-1.2	-0.1	mV/V		
Reference Input Current	I _{REF}	(Note 5)	0.01	0.1	1	μA		
Off-State OPTO Current	I _{OPTO_OFF}	OPTO is open (Note 5)	0.1	230	500	nA		
Dynamic Impedance	Z _{OPTO}	V _{OPTO} = V _{REF} , I _{OPTO} = 1mA, at 1kHz (Note 5)	0.1	0.22	0.5	Ω		

Parameter	Symbol	Conditions	Min	Typ	Max	Unit	
OPTO Turn-On Impedance	RON_OPTO	IOPTO_SINK = 10mA (Note 5)	30	70	150	Ω	
Maximum OPTO Sinking Current	IOPTO_MAX		2	--	20	mA	
Internal Resistor between OPTO and VDD	ROPTO_VDD		40.8	51	61.2	kΩ	
Internal Resistor between OPTO and GND	ROPTO_GND		50	60	70	kΩ	
Internal Sinking Current Source	ISINK_OPTO	During VDD UVLO, ISINK_OPTO will be shorted.	20	25	30	μA	
VBUS Section (For RT7202KD/KJ/KT)							
Maximum VBUS Sinking Current	IVBUS_MAX		2	--	20	mA	
Pull-Low Impedance	RL_VBUS	IVBUS_SINK = 10mA (Note 5)	40	70	150	Ω	
Open-Loop Voltage	VVBUS_OP	VDD = 5V (register selection)	3.2	3.6	4	V	
Register-Programmable Internal Bias Current	IBIAS_VBUS	Register selection	0	Open-Drain			μA
			1	90	100	110	
RT Section (For RT7202KT)							
Open-Loop Voltage	VRT_OP	VDD = 5V	3.2	3.6	4	V	
Register-Programmable Internal Bias Current	IBIAS_RT		0	Open-Drain			μA
			1	90	100	110	
BLD Section (For RT7202KD/KJ)							
Maximum BLD Sinking Current	IBLD_MAX	In 300ms	0.23	--	0.32	A	
Pull-Low Impedance	RL_BLD	(Note 5)	20	30	40	Ω	
Current Sense Amplifier							
Register-Programmable Current-Sense Voltage Gain	KCS		0	19.8	20	20.2	V/V
			1	39.6	40	40.4	
Current-Sense Amplifier Output Offset Voltage	VOFFSET_CS		0.36	0.4	0.44	V	
Unit Gain Bandwidth		(Note 5)	1000	--	5000	kHz	
Output Current		(Note 5)	0.07	0.1	0.13	mA	
DP, DM Section (For RT7202KD/KF/KJ/KP)							
Pull-High Resistor	RH_DPDM		5	10	15	kΩ	
Pull-Low Resistor	RL_DPDM		15	20	25	kΩ	
Register-Programmable Output High Voltage	VOH_OD	VDD = 5V, RLoad = 15kΩ	00	Open-Drain			V
	VOH_3.3V		01	2.97	3.3	3.63	
	VOH_1.8V		10	1.62	1.8	1.98	
	VOH_4.2V		11	3.78	4.2	4.62	

Parameter	Symbol	Conditions	Min	Typ	Max	Unit	
Output Low Voltage	VOL_OD	R _{Load} = 15kΩ	0.01	--	0.2	V	
	VOL_3.3V						
	VOL_1.8V						
	VOL_4.2V						
Register-Programmable Input High Trip Voltage	VIH_DPDM		00	0.7	0.8	0.9	V
			01	1.3	1.4	1.5	
			10	1.8	1.9	2.0	
			11	2.0	2.1	2.2	
Register-Programmable Input Low Trip Voltage	VIL_DPDM		00	0.5	0.6	0.7	V
			01	1.0	1.1	1.2	
			10	1.7	1.8	1.9	
			11	1.8	1.9	2.0	
DPDM Switch On-Resistance	RON_DPDM		20	30	40	Ω	
Register-Programmable Internal Bias Current	IBIAS_DPDM		0	Disable			μA
			1	90	100	110	
CC1, CC2 Section							
Output High Voltage	VOH_CC		1.05	1.125	1.2	V	
Output Low Voltage	VOL_CC		0	0.0375	0.075	V	
Register-Programmable Input High Trip Voltage	VIH_CC		00	0.7	0.8	0.9	V
			01	0.6	0.7	0.8	
			10	0.5	0.6	0.7	
			11	0.4	0.5	0.6	
Register-Programmable Input Low Trip Voltage	VIL_CC		00	0.4	0.5	0.6	V
			01	0.3	0.4	0.5	
			10	0.2	0.3	0.4	
			11	0.1	0.2	0.3	
Rising Time	tR_CC	C _{Load} = 470pF	300	--	700	ns	
Falling Time	tF_CC	C _{Load} = 470pF	300	--	700	ns	
Register-Programmable Sourcing Current	ICC_SRC		00	High Impedance			μA
			01	72	80	88	
			10	166	180	194	
			11	304	330	356	
USBP Section							
Output High Voltage	VOH_USBP		VDD + 6.5	VDD + 8	VDD + 9.5	V	
Maximum Output High Voltage	VMAX_USBP		26.5	28	29.5	V	

Parameter	Symbol	Conditions	Min	Typ	Max	Unit	
Register-Programmable Rise Time	tR_USBP	C _{Load} = 4nF, V _{DD} = 5V, from 20% to 80%	00	200	300	400	μs
			01	480	600	720	
			10	980	1200	1440	
			11	1920	2400	2880	
Output Low Voltage	VOL_USBP	V _{DD} = 3V, I _{USBP} = 100μA before start-up	0.1	0.5	1	V	
Fall Time	tF_USBP	C _{Load} = 4nF, V _{DD} = 5V, from 90% to 10%	0.4	1	2	μs	

Note 1. Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.


Note 2. θ_{JA} is measured under natural convection (still air) at T_A = 25°C with the component mounted on a low effective-thermal-conductivity single-layer test board on a JEDEC 51-3 thermal measurement standard. θ_{JC} is measured at the exposed pad of the package.

Note 3. Devices are ESD sensitive. Handling precautions are recommended.


Note 4. The device is not guaranteed to function outside its operating conditions.

Note 5. Guaranteed by design.


Typical Application Circuit




RT7202KD/KJ Typical Application Circuit for Sink Side




RT7202KD/KJ Typical Application Circuit for Source Side




RT7202KE Typical Application Circuit for Source Side



RT7202KF/KP Typical Application Circuit for Source Side









RT7202KH Typical Application Circuit for Source Side




RT7202KT Typical Application Circuit for Source Side


Typical Operating Characteristics




I_{DD_DISCH} vs. Temperature




f_{osc_MCU} vs. Temperature




V_{BIAS_V2} vs. Temperature




I_{V2_SC} vs. Temperature















V_{DAC_MAX} vs. Temperature















V_{DAC_MAX_CV} vs. Temperature











Application Information

Richtek's component specification does not include the following information in the Application Information section. Thereby no warranty is given regarding its validity and accuracy. Customers should take responsibility to verify their own designs and reserve suitable design margin to ensure the functional suitability of their components and systems.

Constant-Voltage (CV) Loop

As shown in Figure 5, the RT7202K incorporates an error amplifiers (EA) to regulate output voltage. The output voltage is determined as :

$$V_{OUT} = K_{VOUT} \times V_{REF_CV}$$

where $K_{VOUT} = (R_{FB1} + R_{FB2}) / R_{FB2} = 10$ (typ)

Therefore, the V_{OUT} is determined by V_{REF_CV} , the analog output from the DAC, and its digital counterpart, which is controlled by the MCU, as shown in Functional Block Diagram.




Figure 5. CV Loop and Current-Sense Amplifier

The OPTO driver sinks current through an optocoupler and an external resistor R_D from output voltage, and the optocoupler isolates the secondary side from the primary side and also provides the feedback compensation signal for the primary side. Note that for better linearity of the loop compensation range, R_D should be designed to cover for operation at the minimum output voltage.

$$\frac{V_{OUT_MIN} - V_F - 0.3V}{R_D} \times CTR \geq I_{COMP_MAX}$$

CTR : Current transfer ratio of the optocoupler

V_F : Forward voltage of the optocoupler

0.3V : The minimum OPTO voltage for the OPTO driver to sink 2mA.

I_{COMP_MAX} : The maximum COMP sourcing current of a traditional PWM controller in the primary side. It is a current sourced from an internal bias through a built-in pull-high resistor connected the COMP pin in the PWM controller.

Constant-Current (CC) Loop and Current-Sense Amplifier

The RT7202K integrates a virtually-zero input-offset-voltage current-sense amplifier. The voltage gain of 20 or 40 can be set by the internal register. The amplified output current sense signal, sent to an ADC for A/D conversion, is monitored and processed by the MCU, and is also sent to the CC loop. The reference voltage of the CC loop is determined by V_{REF_CC} (from the DAC), which is programmed by chargers' requirements. Both the constant-voltage and constant-current compensation loops are connected together at the OPTO pin.

**External Cable Compensation Circuit
(For RT7202KD/KE/KF/KJ/KP)**

The RT7202K provide option for external CV resistors in order to conduct linear cable compensation. The cable compensation can be implemented by the compensation resistor R_{SENSE} of the application circuit. The compensation voltage is determined as :

$$V_{COMPENSATION} = I_{OUT} \times R_{SENSE} \times (R_{FB1} / R_{FB2})$$

Power-Up Sequence

Figure 6 shows the timing diagram for the power-up sequence. When start-up, the default output is set at 5V. Once a Type-C cable is attached, the UFP will deliver voltage and current settings to the RT7202K for the MCU to decode and to program reference voltages, V_{REF_CV} for the CV, which are the analog outputs converted by the DAC. If the Type-C cable is detached, or the output current is lower than the power-saving mode threshold, which is typically programmed as 200mA, the RT7202K will enter power-saving mode, under which the RT7202K operates at ultra-low operating current and thus the total input power can be saved. If the output current increases and exceeds the power-saving mode threshold, or any input/output signal is toggled, the RT7202K will exit power-saving mode.






Figure 6. The Bias Voltages Sequence during Start-Up

Output Voltage Rises and Falls

When the protocol is detected, the reference voltage V_{REF_CV} can be set by the request of the UFP. Both the rise time and fall time of output voltages should be less than 275ms in accordance with the USB PD Specification, as shown in Figure 7.



(a) Output Voltage Rising



(b) Output Voltage Falling

Figure 7. Output Voltage Transient Waveforms

During the time of V_{OUT} falling, as shown in Figure 7(b), the RT7202K will provide an extra discharging path for the output capacitor so that V_{OUT} can be settled in a shorter duration. The discharge path, whether from the VDD pin or the BLD pin, depends on RT7202K's version.

The RT7202K provides the control for the discharge current from the VDD pin. The discharge current can be programmed by the register according to VDD voltage level, as shown in Figure 8.




Figure 8. Discharge Current Control from VDD pin

The RT7202KD/KJ provides an open drain driver at the BLD pin as an active dummy load switch to discharge the output capacitor, as shown in the Figure 9 and turn on timing can be programmable. The designed R_{DUMMY} is as :

$$C_{OUT} \times (R_{DUMMY} + R_{L_BLD}) \times 2 < 275ms$$




Figure 9. Application Circuit of an Active Dummy Load

Blocking MOSFET Control (USBP)

The RT7202K provides a push-pull driver for controlling external blocking N-MOSFET. The push-pull driver is not only can control N-MOSFET smooth turn-on to avoid V_{OUT} drops in the capacitive load condition but also provide quickly turn-off in fault condition.

Once the communication is set up with an UFP, or a 5.1kΩ resistor at the CC1/CC2 pin of a Type-C connector of the UFP is detected, the N-MOSFET will be turned on. If V_{OUT} over-voltage condition occurs, the blocking N-MOSFET will be turned off to prevent the UFP from being damaged by the V_{OUT} over-voltage condition. If V_{OUT} is shorted to GND, the N-MOSFET will also be turned off automatically so that output power can be limited.




Figure 10. Blocking N-MOSFET Control

Output Over-Voltage Protection

As shown in the Figure 11 and Figure 12, the RT7202K provides a fast turn-off blocking N-MOSFET as a backup V_{OUT} over-voltage protection, in case the optocoupler of the feedback loop is malfunction due to aging. If the internal voltage related to VDD is higher by the programmable threshold $V_{V_{OUT_OVP}}$, the USBP pin will be pulled low. The USBP pin voltage will be latched low until the VDD voltage drops below the VDD turn-off threshold $V_{V_{DD_OFF}}$.




Figure 11. Timing Sequence of the OVP Pin Function




Figure 12. OVP Functional Diagram

Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature $T_{J(MAX)}$, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula :

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance, θ_{JA} , is highly package dependent. For a WQFN-16L 4x4 package, the thermal resistance, θ_{JA} , is 256.4°C/W on a standard JEDEC 51-3 low effective-thermal-conductivity single-layer test board. For a SOP-10 package, the thermal resistance, θ_{JA} , is 194.2°C/W on a standard JEDEC 51-3 low effective-thermal-conductivity single-layer test board.

The maximum power dissipation at $T_A = 25^\circ\text{C}$ can be calculated as below :

$$P_{D(MAX)} = (125^\circ\text{C} - 25^\circ\text{C}) / (256.4^\circ\text{C/W}) = 0.39\text{W for a WQFN-16L 4x4 package.}$$

$$P_{D(MAX)} = (125^\circ\text{C} - 25^\circ\text{C}) / (194.2^\circ\text{C/W}) = 0.51\text{W for a SOP-10 package.}$$

The maximum power dissipation depends on the operating ambient temperature for the fixed $T_{J(MAX)}$ and the thermal resistance, θ_{JA} . The derating curves in Figure 13 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.






Figure 13. Derating Curve of Maximum Power Dissipation

Outline Dimension



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A3	0.175	0.250	0.007	0.010
b	0.250	0.380	0.010	0.015
D	3.950	4.050	0.156	0.159
D2	2.000	2.450	0.079	0.096
E	3.950	4.050	0.156	0.159
E2	2.000	2.450	0.079	0.096
e	0.650		0.026	
L	0.500	0.600	0.020	0.024


W-Type 16L QFN 4x4 Package




Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	4.800	5.000	0.189	0.197
B	3.800	4.000	0.150	0.157
C	1.300	1.750	0.051	0.069
D	0.300	0.500	0.012	0.020
F	1.000		0.039	
H	0.100	0.250	0.004	0.010
I	0.050	0.250	0.002	0.010
J	5.800	6.200	0.228	0.244
M	0.400	1.270	0.016	0.050

10-Lead SOP Plastic Package

Footprint Information



Package	Number of Pin	Footprint Dimension (mm)									Tolerance
		P	Ax	Ay	Bx	By	C	D	Sx	Sy	
V/W/U/XQFN4*4-16	16	0.65	4.80	4.80	2.80	2.80	1.00	0.40	2.25	2.25	±0.05



Package	Number of Pin	Footprint Dimension (mm)						Tolerance
		P	A	B	C	D	M	
SOP-10	10	1.00	6.80	4.20	1.30	0.70	4.70	±0.10

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City

Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Datasheet Revision History

Version	Date	Description	Item
12	2023/8/25	Modify	Features on P1 Ordering Information on P1 Functional Pin Description on P10 Functional Block Diagram on P14 Electrical Characteristics on P17, 18, 19 Typical Operating Characteristics on P31, 33 Application Information on P34