Primary-Side Regulation Dimmable LED Driver Controller with Active-PFC

General Description
The RT7306 is a constant current LED driver with active power factor correction. It supports high power factor across a wide range of line voltages, and it drives the converter in the Quasi-Resonant (QR) mode to achieve higher efficiency. By using Primary Side Regulation (PSR), the RT7306 controls the output current accurately without a shunt regulator and an opto-coupler at the secondary side, reducing the external component count, the cost, and the volume of the driver board.

The RT7306 is compatible with analog dimming. The output current can be modulated by the DIM pin. An in-house design high voltage (HV) start-up device is integrated in the RT7306 to minimize the power loss and shorten the start-up time.

The RT7306 embeds comprehensive protection functions for robust designs, including LED open-circuit protection, LED short-circuit protection, output diode short-circuit protection, VDD Under-Voltage Lockout (UVLO), VDD Over-Voltage Protection (VDD OVP), Over-Temperature Protection (OTP), and cycle-by-cycle current limitation.

Features
- Tight LED Current Regulation
- No Opto-Coupler and TL431 Required
- Power Factor Correction (PFC)
- Compatible with Analog Dimming
- Built-in HV Start-up Device
- Quasi-Resonant
- Maximum/Minimum Switching Frequency Clamping
- Maximum/Minimum on-Time Limitation
- Wide VDD Range (up to 34V)
- THD Optimization
- Input-Voltage Feed-Forward Compensation
- Multiple Protection Features
  - LED Open-Circuit Protection
  - LED Short-Circuit Protection
  - Output Diode Short-Circuit Protection
  - VDD Under-Voltage Lockout
  - VDD Over-Voltage Protection
  - Over-Temperature Protection
  - Cycle-by-Cycle Current Limitation

Applications
- AC/DC LED Lighting Driver

Simplified Application Circuit

Flyback Application Circuit

Buck-Boost Application Circuit
Ordering Information

<table>
<thead>
<tr>
<th>Package Type</th>
<th>Lead Plating System</th>
</tr>
</thead>
<tbody>
<tr>
<td>S: SOP-8</td>
<td>G: Green (Halogen Free and Pb Free)</td>
</tr>
</tbody>
</table>

Note:

Richtek products are:

- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb-free soldering processes.

Marking Information

<table>
<thead>
<tr>
<th>RT7306GS</th>
<th>Product Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>GSYMDNN</td>
<td>YMDNN : Date Code</td>
</tr>
</tbody>
</table>

Pin Configuration (TOP VIEW)

<table>
<thead>
<tr>
<th>Pin</th>
<th>Pin Name</th>
<th>Pin Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>HV</td>
<td>High voltage input for startup.</td>
</tr>
<tr>
<td>2</td>
<td>GND</td>
<td>Ground of the controller.</td>
</tr>
<tr>
<td>3</td>
<td>COMP</td>
<td>Compensation node. Output of the internal trans-conductance amplifier.</td>
</tr>
<tr>
<td>4</td>
<td>DIM</td>
<td>Analog dimming signal input. LED driving current can be adjusted by an analog voltage.</td>
</tr>
<tr>
<td>5</td>
<td>ZCD</td>
<td>Zero current detection input. This pin is used to sense the voltage at auxiliary winding of the transformer.</td>
</tr>
<tr>
<td>6</td>
<td>CS</td>
<td>Current sense input. Connect this pin to the current sense resistor.</td>
</tr>
<tr>
<td>7</td>
<td>GD</td>
<td>Gate driver output for external power MOSFET.</td>
</tr>
<tr>
<td>8</td>
<td>VDD</td>
<td>Supply voltage (VDD) input. The controller will be enabled when VDD exceeds VTH_ON and disabled when VDD is lower than VTH_OFF.</td>
</tr>
</tbody>
</table>
Operation

Critical-Conduction Mode (CRM) with Constant On-Time Control

Figure 1 shows a typical flyback converter with input voltage \( V_{IN} \). When main switch Q1 is turned on with a fixed on-time \( t_{ON} \), the peak current \( I_{L\_PK} \) of the magnetic inductor \( L_m \) can be calculated by the following equation:

\[
I_{L\_PK} = \frac{V_{IN}}{L_m} \times t_{ON}
\]

If the input voltage is the output voltage of the full-bridge rectifier with sinusoidal input voltage \( V_{IN_{PK}\sin(\theta)} \), the inductor peak current \( I_{L\_PK} \) can be expressed as the following equation:

\[
I_{L\_PK} = \frac{V_{IN_{PK}} \times |\sin(\theta)| \times t_{ON}}{L_m}
\]

When the converter operates in CRM with constant on-time control, the envelope of the peak inductor current will follow the input voltage waveform with in-phase. Thus, high power factor can be achieved, as shown in Figure 2.

Figure 1. Typical Flyback Converter
Voltage Clamping Circuit

The RT7306 provides a voltage clamping circuit at ZCD pin since the voltage on the auxiliary winding is negative when the main switch is turned on. The lowest voltage on ZCD pin is clamped near zero to prevent the IC from being damaged by the negative voltage. Meanwhile, the sourcing ZCD current (IZCD_SH), flowing through the upper resistor (RZCD1), is sampled and held to be a line-voltage-related signal for propagation delay compensation. The RT7306 embeds the programmable propagation delay compensation through CS pin. A sourcing current ICS (equal to IZCD_SH x KPC) applies a voltage offset (ICS x RPC) which is proportional to line voltage on CS to compensate the propagation delay effect. Thus, the output current can be equal at high and low line voltage.

Quasi-Resonant Operation

Figure 4 illustrates how valley signal triggers PWM. If no valley signal detected for a long time, the next PWM is triggered by a starter circuit at end of the interval (tSTART, 130μs typ.) which starts at the rising edge of the previous PWM signal. A blanking time (tS(MIN), 8.5μs typ.), which starts at the rising edge of the previous PWM signal, limits minimum switching period. When the tS(MIN) interval is on-going, all of valley signals are not allowed to trigger the next PWM signal. After the end of the tS(MIN) interval, the coming valley will trigger the next PWM signal. If one or more valley signals are detected during the tS(MIN) interval and no valley is detected after the end of the tS(MIN) interval, the next PWM signal will be triggered automatically at end of the tS(MIN) + 5μs (typ.).
**HV Start-up Device**

An in-house design 500V start-up device is integrated in the RT7306 to minimize the power loss and shorten the start-up time. The HV start-up device will be turned on during start-up period and be turned off during normal operation. It provides fast start-up time and no power loss in this path during normal operation. A 10kΩ resistor is recommended to be connected in series with HV pin.

**Dimming Function**

An analog dimming function is embedded in the RT7306. When the voltage on the DIM pin (VDIM) is within VDIM_LOW and VDIM_HIGH, the regulation factor of constant current control (KCC) is linearly proportional to VDIM, as shown in Figure 5.

The external equivalent resistance of DIM pin is recommended to be higher than 360kΩ.

**LED Open-Circuit Protection**

In an event of output open circuit, the converter will be shut down to prevent being damaged, and it will be auto-restarted when the output is recovered. Once the LED is open-circuit, the output voltage keeps rising, causing the voltage on ZCD pin VZCD rising accordingly. When the sample-and-hold ZCD voltage (VZCD_SH) exceeds its OV threshold (VZCD_OVP, 3.2V typ.), output OVP will be activated and the PWM output (GD pin) will be forced low to turn off the main switch. If the output is still open-circuit when the converter restarts, the converter will be shut down again.

**LED Short-Circuit Protection**

The RT7306 implements LED short-circuit protection by ZCD and CS pins. Once the ZCD voltage is lower than 0.5V and the current sense voltage VCS exceeds the peak current limitation (VCS_CL) for few cycles, the converter will be shut down to prevent damage. It will be auto-restarted when the output is recovered.

The LED short-circuit protection is masked during the first 50ms (typ.) of power on (VDD > VTH_ON).

**Output Diode Short-Circuit Protection**

When the output diode is damaged as short-circuit, the transformer will be led to magnetic saturation and the main switch will suffer from a high current stress. To avoid the above situation, an output diode short-circuit protection is built-in. When CS voltage VCS exceeds the threshold (VCS_SD 1.7 typ.) of the output diode short-circuit protection, the RT7306 will shut down the PWM output (GD pin) in few cycles to prevent the converter from damage. It will be auto-restarted when the failure condition is recovered.
VDD Under-Voltage Lockout (UVLO) and Over-Voltage Protection (VDD OVP)

The RT7306 will be enabled when VDD voltage (VDD) exceeds rising UVLO threshold (VTH_ON, 17V typ.) and disabled when VDD is lower than falling UVLO threshold (VTH_OFF, 8.5V typ.).

When VDD exceeds its over-voltage threshold (VOVP, 37.4V typ.), the PWM output of the RT7306 is shut down. It will be auto-restarted when the VDD is recovered to a normal level.

Over-Temperature Protection (OTP)

The RT7306 provides an internal OTP function to protect the controller itself from suffering thermal stress and permanent damage. It's not suggested to use the function as precise control of over temperature. Once the junction temperature is higher than the OTP threshold (TSD, 150°C typ.), the controller will shut down until the temperature cools down by 30°C (typ.). Meanwhile, if VDD reaches falling UVLO threshold voltage (VTH_OFF), the controller will hiccup till the over temperature condition is removed.
Absolute Maximum Ratings  (Note 1)

- HV Pin: -0.3V to 500V
- Supply Voltage, VDD: -0.3V to 40V
- Gate Driver Output, GD: -0.3V to 20V
- Other Pins: -0.3V to 6V
- Power Dissipation, PD @ TA = 25°C
  SOP-8: 0.48W
- Package Thermal Resistance  (Note 2)
  SOP-8, θJA: 206.9°C/W
- Lead Temperature (Soldering, 10 sec.): 260°C
- Junction Temperature: 150°C
- Storage Temperature Range: -65°C to 150°C
- ESD Susceptibility  (Note 3)
  HBM (Human Body Model) (Except HV pin): 2kV

Recommended Operating Conditions  (Note 4)

- Supply Input Voltage, VDD: 11V to 34V
- COMP Voltage, VCOMP: 0.7V to 4.3V
- Junction Temperature Range: -40°C to 125°C

Electrical Characteristics  

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Test Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>HV Section</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>HV Start-up Average Current</td>
<td>IHV_ST</td>
<td>VDD &lt; V_TH_ON, V_HV = 100V</td>
<td>1</td>
<td>--</td>
<td>--</td>
<td>mA</td>
</tr>
<tr>
<td>Off State Leakage Current</td>
<td></td>
<td>VDD = V_TH_ON + 1V, V_HV = 500V</td>
<td>--</td>
<td>--</td>
<td>30</td>
<td>μA</td>
</tr>
<tr>
<td>VDD Section</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VDD OVP Threshold Voltage</td>
<td>V_OVP</td>
<td>VDD Rising</td>
<td>35.4</td>
<td>37.4</td>
<td>39.4</td>
<td>V</td>
</tr>
<tr>
<td>Rising UVLO Threshold Voltage</td>
<td>V_TH_ON</td>
<td></td>
<td>16</td>
<td>17</td>
<td>18</td>
<td>V</td>
</tr>
<tr>
<td>Falling UVLO Threshold Voltage</td>
<td>V_TH_OFF</td>
<td></td>
<td>7.5</td>
<td>8.5</td>
<td>9.5</td>
<td>V</td>
</tr>
<tr>
<td>Fault Released Voltage</td>
<td>V_TH_FR</td>
<td></td>
<td>--</td>
<td>6</td>
<td>--</td>
<td>V</td>
</tr>
<tr>
<td>VDD Holdup Mode Entry Point</td>
<td>VDD_ET</td>
<td></td>
<td>--</td>
<td>10</td>
<td>--</td>
<td>V</td>
</tr>
<tr>
<td>VDD Holdup Mode Ending Point</td>
<td>VDD_ED</td>
<td></td>
<td>--</td>
<td>10.5</td>
<td>--</td>
<td>V</td>
</tr>
<tr>
<td>Operating Current</td>
<td>IDD_OP</td>
<td>VDD = 15V, I_ZCD = 0, GD open</td>
<td>--</td>
<td>2</td>
<td>3</td>
<td>mA</td>
</tr>
<tr>
<td>Operating Current at Shutdown</td>
<td></td>
<td>VDD = V_TH_OFF</td>
<td>--</td>
<td>60</td>
<td>--</td>
<td>μA</td>
</tr>
<tr>
<td>Start-up Current</td>
<td>I_VDD_ST</td>
<td>VDD = V_TH_ON − 1V</td>
<td>--</td>
<td>15</td>
<td>30</td>
<td>μA</td>
</tr>
<tr>
<td>ZCD Section</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Lower Clamp Voltage</td>
<td>V_ZCD_L</td>
<td>I_ZCD = 0 to −2.5mA</td>
<td>−50</td>
<td>0</td>
<td>60</td>
<td>mV</td>
</tr>
<tr>
<td>ZCD OVP Threshold Voltage</td>
<td>V_ZCD_OVP</td>
<td></td>
<td>3.04</td>
<td>3.2</td>
<td>3.36</td>
<td>V</td>
</tr>
</tbody>
</table>

Copyright © 2018 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.
### Parameter

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Test Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Dimming Control Section</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Analog Dimming Low Threshold Voltage</td>
<td>VDIM_LOW</td>
<td></td>
<td>250</td>
<td>300</td>
<td>350</td>
<td>mV</td>
</tr>
<tr>
<td>Analog Dimming High Threshold Voltage</td>
<td>VDIM_HIGH</td>
<td></td>
<td>--</td>
<td>2.8</td>
<td>--</td>
<td>V</td>
</tr>
<tr>
<td>DIM Sourcing Current</td>
<td></td>
<td></td>
<td>0.5</td>
<td>1</td>
<td>2</td>
<td>μA</td>
</tr>
<tr>
<td><strong>Constant Current Control Section</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Maximum Regulated factor for constant-current control</td>
<td>KCC(MAX)</td>
<td>VDIM = 3V</td>
<td>246.25</td>
<td>250</td>
<td>253.75</td>
<td>mV</td>
</tr>
<tr>
<td>Maximum Comp Voltage</td>
<td>VCOMP(MAX)</td>
<td></td>
<td>4.8</td>
<td>5.5</td>
<td>--</td>
<td>V</td>
</tr>
<tr>
<td>Minimum Comp Voltage</td>
<td>VCOMP(MIN)</td>
<td></td>
<td>--</td>
<td>0.5</td>
<td>--</td>
<td>V</td>
</tr>
<tr>
<td>Maximum Sourcing Current</td>
<td>ICOMP(MAX)</td>
<td>During start-up period</td>
<td>--</td>
<td>100</td>
<td>--</td>
<td>μA</td>
</tr>
<tr>
<td><strong>Current Sense Section</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Leading Edge Blanking Time</td>
<td>tLEB</td>
<td></td>
<td>240</td>
<td>400</td>
<td>570</td>
<td>ns</td>
</tr>
<tr>
<td>Peak Current Shutdown Voltage Threshold</td>
<td>VCS_SD</td>
<td></td>
<td>1.53</td>
<td>1.7</td>
<td>1.87</td>
<td>V</td>
</tr>
<tr>
<td>Peak Current Limitation at Normal Operation</td>
<td>VCS_CL</td>
<td></td>
<td>1.08</td>
<td>1.2</td>
<td>1.32</td>
<td>V</td>
</tr>
<tr>
<td>Propagation Delay Compensation Factor</td>
<td>KPC</td>
<td>ICS = KPC x IZCD, IZCD = −150μA</td>
<td>--</td>
<td>0.042</td>
<td>--</td>
<td>A/A</td>
</tr>
<tr>
<td><strong>Gate Driver Section</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rising Time</td>
<td>tR</td>
<td>VDD = 15V, CL = 1nF</td>
<td>--</td>
<td>250</td>
<td>350</td>
<td>ns</td>
</tr>
<tr>
<td>Falling Time</td>
<td>tF</td>
<td>VDD = 15V, CL = 1nF</td>
<td>--</td>
<td>40</td>
<td>70</td>
<td>ns</td>
</tr>
<tr>
<td>Gate Output Clamping Voltage</td>
<td>VCLAMP</td>
<td>VDD = 15V, CL = 1nF</td>
<td>10.8</td>
<td>12</td>
<td>13.2</td>
<td>V</td>
</tr>
<tr>
<td>Internal Pull Low Resistor</td>
<td>RGD</td>
<td></td>
<td>--</td>
<td>40</td>
<td>--</td>
<td>kΩ</td>
</tr>
<tr>
<td><strong>Timing Control Section</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Minimum on-Time</td>
<td>ION(MIN)</td>
<td>IZCD = −150μA</td>
<td>1</td>
<td>1.25</td>
<td>1.6</td>
<td>μs</td>
</tr>
<tr>
<td>Minimum Switching Period</td>
<td>IS(MIN)</td>
<td></td>
<td>7</td>
<td>8.5</td>
<td>10</td>
<td>μs</td>
</tr>
<tr>
<td>Duration of Starter at Normal Operation</td>
<td>ISTART</td>
<td></td>
<td>75</td>
<td>130</td>
<td>300</td>
<td>μs</td>
</tr>
<tr>
<td>Maximum on-Time</td>
<td>ION(MAX)</td>
<td></td>
<td>29</td>
<td>47</td>
<td>65</td>
<td>μs</td>
</tr>
<tr>
<td><strong>Over-Temperature Protection (OTP) Section</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OTP Temperature Threshold</td>
<td>TOTP</td>
<td>(Note 5)</td>
<td>--</td>
<td>150</td>
<td>--</td>
<td>°C</td>
</tr>
<tr>
<td>OTP Temperature Hysteresis</td>
<td>TOTP-HYS</td>
<td>(Note 5)</td>
<td>--</td>
<td>30</td>
<td>--</td>
<td>°C</td>
</tr>
</tbody>
</table>

**Note 1.** Stresses beyond those listed “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

**Note 2.** $\theta_{JA}$ is measured under natural convection (still air) at $T_A = 25^\circ C$ with the component mounted on a low effective-thermal-conductivity two-layer test board on a JEDEC thermal measurement standard.

**Note 3.** Devices are ESD sensitive. Handling precaution recommended.

**Note 4.** The device is not guaranteed to function outside its operating conditions.

**Note 5.** Guarantee by design.
Typical Application Circuit

Flyback Application Circuit

Buck-Boost Application Circuit
Typical Operating Characteristics

- **I_{HV-ST} vs. Junction Temperature**
- **V_{OVP} vs. Junction Temperature**
- **V_{TH_ON} vs. Junction Temperature**
- **V_{TH_OFF} vs. Junction Temperature**
- **I_{DD_OP} vs. Junction Temperature**
- **V_{ZCDL} vs. Junction Temperature**
**V\textsubscript{CS_CL} vs. Junction Temperature**

**K\textsubscript{PC} vs. Junction Temperature**

**t\textsubscript{r} vs. Junction Temperature**

**t\textsubscript{f} vs. Junction Temperature**

**t\textsubscript{ON(MIN)} vs. Junction Temperature**

**t\textsubscript{START} vs. Junction Temperature**
$t_{ON(MAX)}$ vs. Junction Temperature

![Graph showing the relationship between $t_{ON(MAX)}$ (μs) and Junction Temperature (°C).](image-url)
Application Information

Output Current Setting

Considering the conversion efficiency, the programmed DC level of the average output current (I_{OUT}(t)) can be derived as:

\[
I_{OUT\_CC} = \frac{1}{2} \times \frac{N_P}{N_S} \times \frac{K_{CC}}{R_{CS}} \times CTR_{TX1}
\]

\[
CTR_{TX1} = \frac{I_{SEC\_PK}}{I_{PRI\_PK}} \times \frac{N_S}{I_{PRI\_PK}}
\]

in which CTR_{TX1} is the current transfer ratio of the transformer TX1, I_{SEC\_PK} is the peak current of the secondary side, and I_{PRI\_PK} is the peak current of the primary side. CTR_{TX1} can be estimated to be 0.9. According to the above parameters, current sense resistor R_{CS} can be determined as the following equation:

\[
R_{CS} = \frac{1}{2} \times \frac{N_P}{N_S} \times \frac{K_{CC}}{I_{OUT\_CC}} \times CTR_{TX1}
\]

Propagation Delay Compensation Design

The VCS deviation (\Delta V_{CS}) caused by propagation delay effect can be derived as:

\[
\Delta V_{CS} = \frac{V_{IN} \cdot t_D \cdot R_{CS}}{L_m}
\]

in which t_D is the delay period which includes the propagation delay of the RT7306 and the turn-off transition of the main MOSFET. The sourcing current from CS pin of the RT7306 (I_{CS}) can be expressed as:

\[
I_{CS} = K_{PC} \times \frac{V_{IN}}{N_P} \times \frac{1}{R_{ZCD1}}
\]

where N_A is the turns number of the auxiliary winding. R_{PC} can be designed by:

\[
R_{PC} = \frac{\Delta V_{CS}}{I_{CS}} = \frac{t_D \cdot R_{CS} \cdot R_{ZCD1}}{L_m \cdot K_{PC}} \times \frac{N_P}{N_A}
\]

Feed-Forward Compensation Design

The COMP voltage, V_{COMP}, is a function of the resistor R_{ZCD1} as following:

\[
R_{ZCD1} = \left( \frac{V_{IN\_pk}}{N_P} \times \frac{N_A}{N_P} \times K_{IV} \right) \times \left( \frac{I_{ON}}{I_{S}} \times Gm_{ramp} \times I_{ON} \right) \times \frac{2 \times C_{ramp} \times (V_{COMP} - V_D)}{120\% \times 3.2V (typ.)}
\]

in which K_{iv}, Gm_{ramp}, and C_{ramp} are fixed parameters in the RT7306, and the typical value are: K_{iv} = 2.5V/mA, Gm_{ramp} = 8\mu A/V, C_{ramp} = 6.5pF.

V_D is the offset of the constant on-time comparator, and its typical value is 0.63V. It is recommended to design V_{COMP} = 2 to 3V. If the COMP voltage is over its recommended operating range (0.7 to 4.3V), output current regulation may be affected. Thus, the resistors R_{ZCD1} can be determined according to the above parameters.

Minimum On-Time Setting

The RT7306 limits a minimum on-time (I_{ON(MIN)}) for each switching cycle. The I_{ON(MIN)} can be derived from the following equations.

\[
I_{ON(MIN)} \times I_{ZCD\_SH} = 187.5p \cdot \text{sec} \cdot A \ (\text{typ.})
\]

Thus, R_{ZCD1} can be determined by:

\[
R_{ZCD1} = \frac{I_{ON(MIN)} \times V_{IN}}{187.5p} \times \frac{N_A}{N_P} \ (\text{typ.})
\]

In addition, the current flowing out of ZCD pin must be lower than 2.5mA (typ.). Thus, the R_{ZCD1} is also determined by:

\[
R_{ZCD1} > \frac{\sqrt{2} \times V_{AC\_MAX}}{2.5m} \times \frac{N_A}{N_P}
\]

where the V_{AC\_MAX} is maximum input AC voltage.

Output Over-Voltage Protection Setting

Output OVP is achieved by sensing the voltage on the auxiliary winding. It is recommended that output OV level (V_{OUT\_OVP}) is set at 120% of nominal output voltage (V_{OUT}). Thus, R_{ZCD1} and R_{ZCD2} can be determined by the equation as:

\[
V_{OUT} \times \frac{N_A}{N_S} \times \frac{R_{ZCD2}}{R_{ZCD1} + R_{ZCD2}} \times 120\% = 3.2V (\text{typ.})
\]
Adaptive Blanking Time

When the MOSFET is turned off, the leakage inductance of the transformer and parasitic capacitance (C\textsubscript{OSS}) of the MOSFET induce resonance waveform on the ZCD pin. The resonance waveform may make the controller false trigger the ZCD OVP, and it may cause the controller operate in unstable condition. As load increases, the resonance time also increases. It is recommended to add a 10pF to 47pF bypass capacitor, and it should be as close to ZCD pin as possible. The larger bypass capacitor may cause phase shift on ZCD waveform, so the MOSFET is not turned on at exact valley point.

To avoid the above issue, the RT7306 provides adaptive blanking time (t\textsubscript{BK}). It varies with the peak voltage of the CS pin (V\textsubscript{CS_PK}), as shown by the following formula:

\[
t\text{BK} = 2\ \mu\text{s} + V\text{CS_PK} \times 2\ \mu\text{s/V} \text{ (typ.)}
\]

Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature T\textsubscript{J(MAX)}, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

\[
PD\text{(MAX)} = (T\text{J(MAX)} - TA) / \theta_{JA}
\]

where T\text{J(MAX)} is the maximum junction temperature, TA is the ambient temperature, and \theta_{JA} is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance, \theta_{JA}, is highly package dependent. For a SOP-8 package, the thermal resistance, \theta_{JA}, is 206.9°C/W on a standard JEDEC low effective-thermal-conductivity two-layer test board. The maximum power dissipation at TA = 25°C can be calculated as below:

\[
PD\text{(MAX)} = (125°C - 25°C) / (206.9°C/W) = 0.48W \text{ for a SOP-8 package.}
\]

The maximum power dissipation depends on the operating ambient temperature for the fixed T\text{J(MAX)} and the thermal resistance, \theta_{JA}. The derating curves in Figure 6 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.

![Figure 6. Derating Curve of Maximum Power Dissipation](image)

Layout Considerations

A proper PCB layout can abate unknown noise interference and EMI issue in the switching power supply. Please refer to the guidelines when designing a PCB layout for switching power supply:

- The current path(1) from input capacitor, transformer, MOSFET, R\textsubscript{CS} return to input capacitor is a high frequency current loop. Keep it as small as possible.
- The path(4) from RCD snubber circuit to MOSFET is a high switching loop. Keep it as small as possible.
- The path(5) from input capacitor to HV pin is a high voltage loop. Keep a space from path(5) to other low voltage traces.
- It is good for reducing noise, output ripple and EMI issue to separate ground traces of input capacitor(a),
MOSFET(b), auxiliary winding(c) and IC control circuit(d). Finally, connect them together on input capacitor ground(a). The areas of these ground traces should be kept large.

- To minimize parasitic trace inductance and EMI, minimize the area of the loop connecting the secondary winding, the output diode, and the output filter capacitor. In addition, apply sufficient copper area at the anode and cathode terminal of the diode for heat-sinking. It is recommended to apply a larger area at the quiet cathode terminal. A large anode area will induce high-frequency radiated EMI.

Figure 7. PCB Layout Guide
## Outline Dimension

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Dimensions In Millimeters</th>
<th>Dimensions In Inches</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Min</td>
<td>Max</td>
</tr>
<tr>
<td>A</td>
<td>4.801</td>
<td>5.004</td>
</tr>
<tr>
<td>B</td>
<td>3.810</td>
<td>3.988</td>
</tr>
<tr>
<td>C</td>
<td>1.346</td>
<td>1.753</td>
</tr>
<tr>
<td>D</td>
<td>0.330</td>
<td>0.508</td>
</tr>
<tr>
<td>F</td>
<td>1.194</td>
<td>1.346</td>
</tr>
<tr>
<td>H</td>
<td>0.170</td>
<td>0.254</td>
</tr>
<tr>
<td>I</td>
<td>0.050</td>
<td>0.254</td>
</tr>
<tr>
<td>J</td>
<td>5.791</td>
<td>6.200</td>
</tr>
<tr>
<td>M</td>
<td>0.400</td>
<td>1.270</td>
</tr>
</tbody>
</table>

8-Lead SOP Plastic Package