Boost LED Current Driver

General Description
The RT8405 is a simple boost LED current driver by well inductor current control with a built-in power MOSFET. The high efficiency can be achieved by the low current sense threshold typ. around 250mV. When used in specific MR16/AR111 LED lighting applications, the RT8405 performs high compatibility with various Electronic Transformers (ET) with extremely high Power Factor.
The RT8405 is available in the SOP-8 (Exposed Pad) package. The whole system board can be made very small and compact.

Features
- Boost Topology
- Power MOSFET Inside
- Wide Input Voltage Range : 4.5V to 35V
- Excellent Power Factor
- Programmable LED Current with ±5% LED Current Accuracy
- Input Under Voltage Lockout Detection
- Boost Output Over Voltage Protection
- Thermal Shutdown Protection
- SOP-8 (Exposed Pad) Package
- RoHS Compliant and Halogen Free

Applications
- MR16 Lighting
- Signage and Decorative LED Lighting
- Architectural Lighting
- High Power LED Lighting
- Low Voltage Industrial Lighting
- Indicator and Emergency Lighting
- Automotive LED Lighting

Ordering Information
- RT8405
- Package Type: SP : SOP-8 (Exposed Pad-Option 2)
- Lead Plating System: G : Green (Halogen Free and Pb Free)

Note:
Richtek products are:
- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb-free soldering processes.

Simplified Application Circuit
### Pin Configuration

**TOP VIEW**

- CS: Current sense input.
- FB: Average LED output current sensing input.
- NC: No internal connection.
- VCOMP: Compensation node. A compensation network between VCOMP and GND is needed.
- VCC: Power supply. For good bypass, place a ceramic capacitor near the VCC pin.
- GND: Ground. Connected to Pin 9 directly.
- CREG: Internal regulator output. Place a capacitor between CREG and GND pins.
- LX: Internal MOSFET drain. Switch of the boost topology.
- 9 (Exposed Pad): GND: Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.

### Functional Pin Description

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Pin Name</th>
<th>Pin Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>CS</td>
<td>Current sense input.</td>
</tr>
<tr>
<td>2</td>
<td>FB</td>
<td>Average LED output current sensing input.</td>
</tr>
<tr>
<td>3</td>
<td>NC</td>
<td>No internal connection.</td>
</tr>
<tr>
<td>4</td>
<td>VCOMP</td>
<td>Compensation node. A compensation network between VCOMP and GND is needed.</td>
</tr>
<tr>
<td>5</td>
<td>VCC</td>
<td>Power supply. For good bypass, place a ceramic capacitor near the VCC pin.</td>
</tr>
<tr>
<td>6</td>
<td>GND</td>
<td>Ground. Connected to Pin 9 directly.</td>
</tr>
<tr>
<td>7</td>
<td>CREG</td>
<td>Internal regulator output. Place a capacitor between CREG and GND pins.</td>
</tr>
<tr>
<td>8</td>
<td>LX</td>
<td>Internal MOSFET drain. Switch of the boost topology.</td>
</tr>
<tr>
<td>9</td>
<td>GND</td>
<td>Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.</td>
</tr>
</tbody>
</table>

### Functional Block Diagram

[Diagram of the functional block diagram showing the connections between the pins and the various functional blocks such as Regulator, UV/OV, Logic, and others.]
Operation

The RT8405 is a simple boost LED current driver by well inductor current control with a built-in power MOSFET. The high efficiency can be achieved by the low current sense threshold typ. around 250mV. When used in specific MR16/AR111 LED lighting applications, the RT8405 performs high compatibility with various Electronic Transformers (ET) with extremely high Power Factor.

The RT8405 is available in the SOP-8 (Exposed Pad) package. The whole system board can be made very small and compact.
Absolute Maximum Ratings (Note 1)
- Supply Voltage, VCC to GND: -0.3V to 40V
- CREG, FB, VCOMP, CS to GND: -0.3V to 6V
- LX to GND: -0.3V to 40V
- Power Dissipation, PD @ TA = 25°C: 2.46W

Package Thermal Resistance (Note 2)
- SOP-8 (Exposed Pad), θJA: 40.6°C/W
- SOP-8 (Exposed Pad), θJC: 2°C/W

Recommended Operating Conditions (Note 4)
- Supply Input Voltage, VCC: 4.5V to 35V
- Junction Temperature Range: -40°C to 125°C
- Ambient Temperature Range: -40°C to 85°C

Electrical Characteristics
(VCC = 20VDC, No Load, CLOAD = 1nF, TA = 25°C, unless otherwise specified)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Test Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CREG UVLO_ON</td>
<td>VUVLO.ON</td>
<td>VFB = 0V</td>
<td>4.2</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>CREG UVLO_OFF</td>
<td>VUVLO.OFF</td>
<td>VFB = 0V</td>
<td>3.9</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Supply Current</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VCC Shutdown Current</td>
<td>I_SHDN</td>
<td>VCC = 2V</td>
<td>10</td>
<td></td>
<td></td>
<td>μA</td>
</tr>
<tr>
<td>VCC Quiescent Current</td>
<td>I_Q</td>
<td>VFB = 5V</td>
<td>2</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>VCC OVP Trigger Level</td>
<td>VCC_OVP</td>
<td></td>
<td>38</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>VCC OVP Recovery Level</td>
<td>VCC_OVP_R</td>
<td></td>
<td>24</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Internal Reference Voltage</td>
<td>VCREG</td>
<td></td>
<td>5</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Internal Reference Voltage (ICREG = -20mA)</td>
<td>ICREG = 20mA</td>
<td></td>
<td>4.9</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>CS Input Impedance</td>
<td>CS</td>
<td>CS = -0.2V</td>
<td>50</td>
<td></td>
<td></td>
<td>kΩ</td>
</tr>
<tr>
<td>FB OVP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>High Level</td>
<td>VOVP_H</td>
<td></td>
<td>1.88</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Low Level</td>
<td>VOVP_L</td>
<td></td>
<td>1.57</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>FB Sense Threshold</td>
<td></td>
<td></td>
<td>237.5</td>
<td>250</td>
<td>262.5</td>
<td>mV</td>
</tr>
</tbody>
</table>
Note 1. Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Note 2. $\theta_{JA}$ is measured under natural convection (still air) at $T_A = 25^\circ$C with the component mounted on a low effective-thermal-conductivity two-layer test board on a JEDEC thermal measurement standard. $\theta_{JC}$ is measured at the exposed pad of the package.

Note 3. Devices are ESD sensitive. Handling precaution is recommended.

Note 4. The device is not guaranteed to function outside its operating conditions.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Test Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCOMP Source</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>-10</td>
<td>--</td>
<td>$\mu$A</td>
</tr>
<tr>
<td>VCOMP Sink</td>
<td>--</td>
<td>10</td>
<td>--</td>
<td>10</td>
<td>--</td>
<td>$\mu$A</td>
</tr>
<tr>
<td>LX Internal Switch RDS(ON)</td>
<td>$R_{DS(ON)}$</td>
<td>Sink = 100mA</td>
<td>--</td>
<td>200</td>
<td>--</td>
<td>$m\Omega$</td>
</tr>
<tr>
<td>Thermal Shutdown</td>
<td>$T_{SD}$</td>
<td>--</td>
<td>--</td>
<td>150</td>
<td>--</td>
<td>$^\circ$C</td>
</tr>
</tbody>
</table>
RT8405

Typical Application Circuit
Typical Operating Characteristics

Quiescent Current vs. VCC

Quiescent Current vs. Temperature

CREG UVLO vs. Temperature

CREG Voltage vs. VCC

CREG Voltage vs. Temperature

VCC OVP vs. Temperature
Application Information

The RT8405 is specifically designed to be operated in Boost converter applications. The Boost controller is based on a peak current, well PFC control architecture, and designed to operate up to 1MHz to use a very small inductor for space constrained applications.

Under-Voltage Lockout (UVLO)

The RT8405 includes an under-voltage lockout function with 300mV hysteresis. The internal MOSFET turns off when VCC falls below 3.9V (typ.).

CREG Regulator

The CREG pin requires a capacitor for stable operation and to store the charge for the large GATE switching currents. Choose a 10V rated low ESR, X7R or X5R, ceramic capacitor for best performance. A 4.7μF capacitor will be adequate for many applications. Place the capacitor close to the IC to minimize the trace length to the CREG pin and to the IC ground. An internal current limit on the CREG output protects the RT8405 from excessive on-chip power dissipation. The CREG pin has set the output to 4.2V (typ.) to protect the internal FETs from excessive power dissipation caused by not being fully enhanced. If the CREG pin is used to drive extra circuits beside the RT8405, the extra loads should be limited to less than 10mA.

LED Current Setting

The loop of Boost structure will keep the FB pin voltage equal to the reference voltage VFB. Therefore, when R2 connects FB pin and GND, the relationship between output current, IOUT, and RSENSE is shown below:

\[ I_{OUT} = \frac{250mV}{R2} \]

VCC Voltage Setting

The VCC voltage setting is equipped with an over-voltage protection (OVP) function. When the voltage at the VCC pin exceeds threshold approximately 38V, the power switch is turned off. The power switch can be turned on again once the voltage at the VCC pin drops below 24V.

Inductor Selection

The RT8405 uses a continuous mode and well inductor control to provide wide electronic transformer compatibility step-up converter.

Following the continuous mode mechanism, the inductance L1 is calculated according to the following equation:

\[ L_1 \geq \frac{D}{f_{SW} \times \Delta I_1} \times \left( \frac{V_{IN} - V_{FBR} - (R_{DS(ON)}L_X \times I_1) - (R1 \times I_1)}{VCC - VIN} \right) \]

The limit current of first inductor is calculated according to the following equation:

\[ I_{L1\_LIMIT} = \frac{V_{CL}}{R1} \]

where

- \( f_{SW} \) is the switching frequency of Boost controller (Hz).
- \( R_{DS(ON)}L_X \) is the switch on-resistance of internal MOSFET.
- \( D \) is the duty cycle = \( \frac{V_{CC} - V_{IN}}{V_{CC}} \).
- \( I_{L1} \) is the input current. The typical value is 2A for MR16 application.
- \( \Delta I_1 \) is the inductor peak-peak ripple current (typically set to 0.055 / R4).
- \( V_{FBR} \) is the bridge rectifier forward voltage (V).
- \( V_{IN} \) is the supply input voltage (V).
- \( V_{CC} \) is the Boost output voltage (V).
- \( V_{CL} \) is the current limit threshold (0.125V, typ.).
- \( L1 \) is the inductance (H).
- \( R1 \) is the CS resistance (Ω).

The selected inductor must have saturation current higher than the limit current of inductance L1. In general, the inductor saturation current should be 1.2 times the limit current of inductance L1. A 10μH to 33μH inductor will meet the demand of most of the the RT8405 applications.

Current Sense Resistor Selection

The resistor, R1, between the CS and GND should be selected to provide adequate switch current to drive the application without exceeding the current limit threshold set by the CS pin sense threshold of the RT8405. The
Sense resistor value can be calculated according to the following equation:

\[ R_1 = \frac{V_{CL}}{I_{L1\_LIMIT}} \]

Where

- \( V_{CL} \) is the current limit threshold (0.125V, typ.).
- \( I_{L1\_LIMIT} \) is the limit current of first inductor.

**Schottky Diode Selection**

To obtain better efficiency, the Schottky diode is recommended for its low reverse leakage current, low recovery time and low forward voltage. With its low power dissipation, the Schottky diode outperforms other silicon diodes and increases overall efficiency.

**Thermal Protection**

A thermal protection feature is to protect the RT8405 from excessive heat damage. When the junction temperature exceeds 150°C, the thermal protection will turn off the LX terminal. When the junction temperature drops below 125°C, the RT8405 will turn on the LX terminal and return to normal operation.

**Thermal Considerations**

The junction temperature should never exceed the absolute maximum junction temperature \( T_{J\_MAX} \), listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

\[ P_{D\_MAX} = \frac{(T_{J\_MAX} - T_A)}{\theta_{JA}} \]

where \( T_{J\_MAX} \) is the maximum junction temperature, \( T_A \) is the ambient temperature, and \( \theta_{JA} \) is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance, \( \theta_{JA} \), is highly package dependent. For a SOP-8 (Exposed Pad) package, the thermal resistance, \( \theta_{JA} \), is 40.6°C/W on a standard JEDEC low effective-thermal-conductivity two-layer test board. The maximum power dissipation at \( T_A = 25°C \) can be calculated as below:

\[ P_{D\_MAX} = \frac{(125°C - 25°C)}{(40.6°C/W)} = 2.46W \] for a SOP-8 (Exposed Pad) package.

The maximum power dissipation depends on the operating ambient temperature for the fixed \( T_{J\_MAX} \) and the thermal resistance, \( \theta_{JA} \). The derating curves in Figure 1 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.

![Figure 1. Derating Curve of Maximum Power Dissipation](image)

**Layout Consideration**

PCB layout is very important when designing power switching converter circuits. Some recommended layout guidelines are as follows:

- The power components L1, LX Pin, C\(_{OUT}\) and D5 must be placed as close to each other as possible to reduce the ac current loop area. The PCB trace between power components must be as short and wide as possible due to large current flow through these traces during operation.
- Place the compensation components to the VC pin as close as possible to avoid noise pickup.
- The capacitor C\(_{OUT}\) and C5 must be placed as close as possible to the VCC pin.
- The CREG capacitor C2 must be placed as close as possible to the CREG pin.
- The GND should be connected to a strong ground plane.
Figure 2. PCB Layout Guide
Outline Dimension

8-Lead SOP (Exposed Pad) Plastic Package

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Dimensions In Millimeters</th>
<th>Dimensions In Inches</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Min</td>
<td>Max</td>
</tr>
<tr>
<td>A</td>
<td>4.801</td>
<td>5.004</td>
</tr>
<tr>
<td>B</td>
<td>3.810</td>
<td>4.000</td>
</tr>
<tr>
<td>C</td>
<td>1.346</td>
<td>1.753</td>
</tr>
<tr>
<td>D</td>
<td>0.330</td>
<td>0.510</td>
</tr>
<tr>
<td>F</td>
<td>1.194</td>
<td>1.346</td>
</tr>
<tr>
<td>H</td>
<td>0.170</td>
<td>0.254</td>
</tr>
<tr>
<td>I</td>
<td>0.000</td>
<td>0.152</td>
</tr>
<tr>
<td>J</td>
<td>5.791</td>
<td>6.200</td>
</tr>
<tr>
<td>M</td>
<td>0.406</td>
<td>1.270</td>
</tr>
<tr>
<td>Option 1</td>
<td>X</td>
<td>2.000</td>
</tr>
<tr>
<td></td>
<td>Y</td>
<td>2.000</td>
</tr>
<tr>
<td>Option 2</td>
<td>X</td>
<td>2.100</td>
</tr>
<tr>
<td></td>
<td>Y</td>
<td>3.000</td>
</tr>
</tbody>
</table>