RT9740A

## Dual Channel, Ultra-Low Resistance Load Switch

## General Description

The RT9740A is a small, ultra-low Ron, dual channel load switch with EN controlled pin. The product contains two N -MOSFETs that can operate between an input voltage range of 0.8 V to 5.5 V . Also, it supports a maximum continuous current of 6 A each channel. Each switch is independently controlled by EN pins (EN1 and EN2), which can directly interface with low-voltage control signals.

The RT9740A is available in the WDFN-14TL $3 \times 2$ package with exposed pad for high power and heat dissipation.

## Ordering Information

 RT9740A $\square \square$-Package Type<br>QW : WDFN-14TL 3x2 (W-Type)<br>_Lead Plating System<br>G: Green (Halogen Free and Pb Free)

Note :
Richtek products are :

- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020
- Suitable for use in SnPb or Pb -free soldering processes.


## Marking Information

omW

## Features

- Integrated Dual Channel Load Switch
- Input Voltage Range : 0.8V to 5.5 V
- Ultra-Low Ron Resistance
- $\mathrm{R}_{\mathrm{ON}}=18 \mathrm{~m} \Omega$ at $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}\right)$
- $R_{O N}=18 \mathrm{~m} \Omega$ at $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}\right)$
- $\mathrm{R}_{\mathrm{ON}}=18 \mathrm{~m} \Omega$ at $\mathrm{V}_{\mathrm{IN}}=1.8 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}\right)$
- 6A Maximum Continuous Switch Current Per Channel
- Low Quiescent Current
- $75 \mu \mathrm{~A}$ (Both Channels)
- $55 \mu \mathrm{~A}$ (Single Channel)
- Low Control Input Threshold Enables Use of 1.4 V I 1.8V/2.5V/3.3V Logics
- Configurable Rise Time
- Quick Output Discharge (QOD)
- Adaptive Discharge Current
- 14T-Lead WDFN Package with Thermal Pad
- RoHS Compliant and Halogen Free


## Applications

- Ultrabook ${ }^{\text {TM }}$
- Notebooks/Netbooks
- Tablet PC
- Consumer Electronics
- Set-Top Boxes/Residential Gateways
- Telecom Systems
- Solid State Drives (SSD)


## Simplified Application Circuit



## Pin Configurations



WDFN-14TL 3x2

Functional Pin Description

| Pin No. | Pin Name | Pin Function |
| :---: | :--- | :--- |
| 1,2 | VIN1 | Input Voltage for Switch 1. Bypass this input with a ceramic capacitor to <br> GND. Recommended voltage range for this pin for optimal Ron performance <br> is 0.8V to VDD. |
| 3 | EN1 | Enable Control Input for Switch 1 (Active High). Do not leave floating. |
| 4 | VDD | Charge Pump Voltage Input. Power supply to the device. Recommended <br> voltage range for this pin is 2.5V to 5.5V. |
| 5 | EN2 | Enable Control Input for Switch 2 (Active High). Do not leave floating. |
| 6,7 | VIN2 | Input Voltage for Switch 2. Bypass this input with a ceramic capacitor to <br> GND. Recommended voltage range for this pin for optimal Ron performance <br> is 0.8V to VD. |
| 8,9 | SOUT2 | Switch 2 Output. |
| 10 | SS2 | Switch 2 Slew Rate Control. Can be left floating. |
| 11, | GND | Ground. The Exposed pad should be soldered to a large PCB and connected <br> to GND for maximum thermal dissipation. |
| $12($ Sxposed Pad) | SS1 | Switch 1 Slew Rate Control. Can be left floating. |
| 13,14 | VOUT1 | Switch 1 Output. |

## Function Block Diagram



## Operation

The RT9740A contains two N-MOSFETs which controlled by EN pin independently.

## Enable Control

Asserting ENx pin high enables the switch. Switch will turn on as the EN signal is higher than $\mathrm{V}_{\mathrm{ENH}}$, and turn off when the EN signal is lower than $\mathrm{V}_{\text {ENL }}$. Thus, it can operate under low voltage logic, please refer to the electrical characteristics. This pin cannot be left floating and must be tied either high or low voltage for proper functionality.

## Charge Pump

Provides sufficient bias voltage to both N-MOSFETs.

## Adjustable Rise Time

Connecting a capacitor to GND on the SSx pin sets the slew rate for each channel. It could also be used to prevent in-rush current.
Absolute Maximum Ratings (Note 1)

- VIN1, VIN2, EN1, EN2, VDD, VOUT1, VOUT2, SS1, SS2 ..... -0.3 V to 6 V
- Maximum Continuous Switch Current Per Channel, IMAX ..... 6A
- Maximum Pulsed Switch Current, Pulse <300 $\mu$ s, $2 \%$ Duty Cycle Per Channel, IPLS ..... 8A
- Power Dissipation, $\mathrm{P}_{\mathrm{D}} @ \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ WDFN-14TL 3x2 ..... 3.11W
- Package Thermal Resistance (Note 2)
WDFN-14TL $3 x 2, \theta_{J A}$ ..... $32.1^{\circ} \mathrm{C} / \mathrm{W}$
WDFN-14TL 3x2, $\theta_{\mathrm{Jc}}$ ..... $6.3^{\circ} \mathrm{C} / \mathrm{W}$
- Junction Temperature ..... $150^{\circ} \mathrm{C}$
- Lead Temperature (Soldering, 10 sec.) ..... $260^{\circ} \mathrm{C}$
- Storage Temperature Range ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$- ESD Susceptibility (Note 3)HBM (Human Body Model)2kV
CDM (Charged-Device Model) ..... 1kV
Recommended Operating Conditions ..... (Note 4)
- $\mathrm{V}_{\mathrm{IN} 1,2}$, Input Voltage Range ..... 0.8 V to $\mathrm{V}_{\mathrm{DD}}$
- V ${ }_{D D}$, Charge Pump Voltage Input Range ..... 2.5 V to 5.5 V
- $V_{E N 1,2}$, EN Voltage Range ..... 0 V to $\mathrm{V}_{\mathrm{DD}}$
- Junction Temperature Range ..... $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
- Ambient Temperature Range $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$


## Electrical Characteristics

( $\mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified)

| Parameter |  | Symbol | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EN Input Supply |  |  |  |  |  |  |  |
| Input Voltage | High-Level | $\mathrm{V}_{\text {ENH }}$ |  | 1.4 | -- | 5.5 | V |
|  | Low-Level | VENL |  | 0 | -- | 0.5 |  |
| ENx Pin Input Leakage Current |  | IEN | $\mathrm{V}_{\mathrm{EN}}=5.5 \mathrm{~V}$ | -- | -- | 1 | $\mu \mathrm{A}$ |

$\left(V_{D D}=5 \mathrm{~V}, \mathrm{~V}_{I N}=0.8 \mathrm{~V}\right.$ to $\mathrm{V}_{\mathrm{DD}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified)

| Parameter | Symbol | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supplies and Currents |  |  |  |  |  |  |
| VDD Quiescent Current (Both Channels) | $\mathrm{I}_{\mathrm{IN}(\mathrm{VDD}, \mathrm{ON})}$ | $\mathrm{I}_{\text {OUT1 }}=\mathrm{I}_{\text {OUT2 }}=0 \mathrm{~A}$ | -- | 75 | 115 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{IN} 1,2}=\mathrm{V}_{\mathrm{EN} 1,2}=\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  |  |  |  |
| $V_{\text {DD }}$ Quiescent Current (Single Channel) | l IN(VDD, ON) | $\mathrm{I}_{\text {OUT1 }}=\mathrm{I}_{\text {OUT2 }}=0 \mathrm{~A}$ | -- | 55 | -- | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN} 1,2}=\mathrm{V}_{\mathrm{EN} 1}=\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{EN} 2}=\mathrm{GND} \end{aligned}$ |  |  |  |  |
| VDD Shutdown Current | IIN(VDD, OFF) | $\mathrm{V}_{\text {EN1,2 }}=\mathrm{GND}, \mathrm{V}_{\text {OUT1,2 }}=0 \mathrm{~V}$ | -- | -- | 2 | $\mu \mathrm{A}$ |

[^0]| Parameter | Symbol | Test Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIN1,2 Off-State Supply Current (Per Channel) | $\mathrm{IIN}(\mathrm{VIN}, \mathrm{OFF})$ | $\begin{aligned} & \text { VEN } 1,2=\text { GND, } \\ & \text { Vout } 1,2=0 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{IN} 1,2}=5 \mathrm{~V}$ | -- | -- | 8 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{IN} 1,2}=3.3 \mathrm{~V}$ | -- | -- | 3 |  |
|  |  |  | $\mathrm{V}_{\mathrm{IN} 1,2}=1.8 \mathrm{~V}$ | -- | -- | 2 |  |
|  |  |  | $\mathrm{V}_{\mathrm{IN} 1,2}=0.8 \mathrm{~V}$ | -- | -- | 1 |  |
| Resistance Characteristics |  |  |  |  |  |  |  |
| ON-State Resistance | Ron | $\begin{aligned} & \text { IOUT }=-200 \mathrm{~mA}, \\ & \mathrm{~V} D \mathrm{~F}=5 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$ | -- | 18 | 25 | $\mathrm{m} \Omega$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}$ | -- | 18 | 25 |  |
|  |  |  | $\mathrm{V}_{\text {IN }}=1.8 \mathrm{~V}$ | -- | 18 | 25 |  |
|  |  |  | $\mathrm{V}_{\text {IN }}=1.5 \mathrm{~V}$ | -- | 18 | 25 |  |
|  |  |  | $\mathrm{V}_{\text {IN }}=1.2 \mathrm{~V}$ | -- | 18 | 25 |  |
|  |  |  | $\mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V}$ | -- | 18 | 25 |  |
| Output Pull-down Resistance | RPD | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=5$ | OUT $=15 \mathrm{~mA}$ | -- | 220 | 300 | $\Omega$ |

( $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.8 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified)

| Parameter | Symbol | Test Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supplies and Currents |  |  |  |  |  |  |  |
| VDD Quiescent Current (Both Channels) | I IN(VDD, ON) | IOUT1 $=$ IOUT2 $=0 \mathrm{~A}$ |  | -- | 40 | -- | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN } 1,2}=\mathrm{V}_{\mathrm{EN} 1,2}=\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ |  |  |  |  |  |
| Vdd Quiescent Current (Single Channel) | I IN(VDD, ON) | IOUT1 $=$ IOUT2 $=0 \mathrm{~A}$ |  | -- |  |  |  |
|  |  | $\begin{aligned} & V_{I N 1,2}=V_{E N 1}=V_{D D}=3.3 \mathrm{~V} \\ & V_{E N 2}=G N D \end{aligned}$ |  |  | -- | -- | $\mu \mathrm{A}$ |
| VDD Shutdown Current | IIN(VDD, OFF) | $V_{\text {EN1,2 }}=$ GND, Vout1,2 $=0 \mathrm{~V}$ |  | -- | -- | 2 | $\mu \mathrm{A}$ |
| VIN1,2 Off-State Supply Current (Per Channel) | $\mathrm{IIN}(\mathrm{VIN}, \mathrm{OFF})$ | $\begin{aligned} & \text { VEN } 1,2=\mathrm{GND}, \\ & \text { Vout } 1,2=0 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{IN} 1,2}=3.3 \mathrm{~V}$ | -- | -- | 3 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{IN} 1,2}=1.8 \mathrm{~V}$ | -- | -- | 2 |  |
|  |  |  | $\mathrm{V}_{\mathrm{IN} 1,2}=1.2 \mathrm{~V}$ | -- | -- | 2 |  |
|  |  |  | $\mathrm{V}_{\text {IN } 1,2}=0.8 \mathrm{~V}$ | -- | -- | 1 |  |
| Resistance Characteristics |  |  |  |  |  |  |  |
| On-State Resistance | Ron | $\begin{aligned} & \text { IOUT }=-200 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}$ | -- | 22 | -- | $\mathrm{m} \Omega$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ | -- | 20 | -- |  |
|  |  |  | $\mathrm{V}_{\text {IN }}=1.8 \mathrm{~V}$ | -- | 19 | -- |  |
|  |  |  | $\mathrm{V}_{\text {IN }}=1.5 \mathrm{~V}$ | -- | 18 | -- |  |
|  |  |  | $\mathrm{V}_{\text {IN }}=1.2 \mathrm{~V}$ | -- | 18 | -- |  |
|  |  |  | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}$ | -- | 18 | -- |  |
| Output Pull-down Resistance | RPD | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}, \mathrm{~V}$ IN $=3.3 \mathrm{~V}$, IoUT $=1 \mathrm{~mA}$ |  | -- | 260 | 300 | $\Omega$ |

Note 1. Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
Note 2. $\theta_{\mathrm{JA}}$ is measured at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ on a high effective thermal conductivity four-layer test board per JEDEC 51-7. $\theta_{\mathrm{Jc}}$ is measured at the exposed pad of the package.
Note 3. Devices are ESD sensitive. Handling precaution is recommended.
Note 4. The device is not guaranteed to function outside its operating conditions.

## Typical Application Circuit



## Timing Diagram



Single Channel Shown for Clarity
TEST CIRCUIT


Figure 1. Test Circuit and ton/toff Waveforms

## Timing Characteristics

| Parameter |  | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{VIN}=\mathrm{EN}=\mathrm{VDD}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  |  |  |  |
| Ton | Turn-On Time | $\mathrm{R}_{\mathrm{L}}=10 \Omega$, Cout $=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {SS }}=1000 \mathrm{pF}$ | -- | 1220 | -- | $\mu \mathrm{s}$ |
| TofF | Turn-Off Time | $R_{L}=10 \Omega$, Cout $=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {SS }}=1000 \mathrm{pF}$ | -- | 4 | -- |  |
| $\mathrm{T}_{\mathrm{R}}$ | VOUT Rise Time | $R_{L}=10 \Omega$, Cout $=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {SS }}=1000 \mathrm{pF}$ | -- | 1350 | -- |  |
| $\mathrm{T}_{\mathrm{F}}$ | VOUT Fall Time | $R_{L}=10 \Omega$, Cout $=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {SS }}=1000 \mathrm{pF}$ | -- | 3 | -- |  |
| TD | ON Delay Time | $R_{L}=10 \Omega$, Cout $^{\text {a }}=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {SS }}=1000 \mathrm{pF}$ | -- | 400 | -- |  |
| $\mathrm{VIN}=0.8 \mathrm{~V}, \mathrm{EN}=\mathrm{VDD}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  |  |  |  |
| Ton | Turn-On Time | $\mathrm{R}_{\mathrm{L}}=10 \Omega$, Cout $=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {SS }}=1000 \mathrm{pF}$ | -- | 580 | -- | $\mu \mathrm{S}$ |
| Toff | Turn-Off Time | $\mathrm{R}_{\mathrm{L}}=10 \Omega$, Cout $=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {SS }}=1000 \mathrm{pF}$ | -- | 80 | -- |  |
| $\mathrm{T}_{\mathrm{R}}$ | VOUT Rise Time | $\mathrm{R}_{\mathrm{L}}=10 \Omega$, Cout $=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {SS }}=1000 \mathrm{pF}$ | -- | 280 | -- |  |
| $\mathrm{T}_{\mathrm{F}}$ | VOUT Fall Time | $R_{L}=10 \Omega$, Cout $=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {SS }}=1000 \mathrm{pF}$ | -- | 20 | -- |  |
| $\mathrm{T}_{\mathrm{D}}$ | ON Delay Time | $R_{L}=10 \Omega$, Cout $^{\text {a }}=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {SS }}=1000 \mathrm{pF}$ | -- | 400 | -- |  |
| $\mathrm{VIN}=\mathrm{EN}=\mathrm{VDD}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  |  |  |  |
| Ton | Turn-On Time | $\mathrm{R}_{\mathrm{L}}=10 \Omega$, $\mathrm{C}_{\text {OUT }}=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {SS }}=1000 \mathrm{pF}$ | -- | 960 | -- | $\mu \mathrm{s}$ |
| Toff | Turn-Off Time | $R_{L}=10 \Omega$, Cout $=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {SS }}=1000 \mathrm{pF}$ | -- | 6 | -- |  |
| $\mathrm{T}_{\mathrm{R}}$ | VOUT Rise Time | $R_{L}=10 \Omega$, Cout $=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {SS }}=1000 \mathrm{pF}$ | -- | 940 | -- |  |
| $\mathrm{T}_{\mathrm{F}}$ | VOUT Fall Time | $R_{L}=10 \Omega$, Cout $=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {SS }}=1000 \mathrm{pF}$ | -- | 3 | -- |  |
| TD | ON Delay Time | $R_{L}=10 \Omega$, Cout $^{\text {a }} 0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {SS }}=1000 \mathrm{pF}$ | -- | 400 | -- |  |
| $\mathrm{VIN}=0.8 \mathrm{~V}, \mathrm{EN}=\mathrm{VDD}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  |  |  |  |
| Ton | Turn-On Time | $\mathrm{R}_{\mathrm{L}}=10 \Omega$, Cout $=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {SS }}=1000 \mathrm{pF}$ | -- | 560 | -- | $\mu \mathrm{s}$ |
| Toff | Turn-Off Time | $R_{L}=10 \Omega$, Cout $=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {SS }}=1000 \mathrm{pF}$ | -- | 175 | -- |  |
| $\mathrm{T}_{\mathrm{R}}$ | VOUT Rise Time | $R_{L}=10 \Omega$, Cout $=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {SS }}=1000 \mathrm{pF}$ | -- | 280 | -- |  |
| $\mathrm{T}_{\mathrm{F}}$ | VOUT Fall Time | $\mathrm{R}_{\mathrm{L}}=10 \Omega, \mathrm{C}_{\text {Out }}=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {SS }}=1000 \mathrm{pF}$ | -- | 40 | -- |  |
| TD | ON Delay Time | $\mathrm{R}_{\mathrm{L}}=10 \Omega$, Cout $=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {SS }}=1000 \mathrm{pF}$ | -- | 400 | -- |  |

Typical Operating Characteristics






On Time vs. VDD


Off Time vs. VDD


On Time vs. Input Voltage


On Rising Time vs. Input Voltage




Turn-Off Response Time


Turn-Off Response Time


Turn-Off Response Time


## Application Information

The RT9740A is a small, ultra-low Ron, dual channel load switch with EN controlled pins, and is equipped with a charge pump circuitry to drive the internal N-MOSFET switch. The product contains two N -channel MOSFETs that can operate between input voltage range of 0.8 V to 5.5 V . It also supports a maximum continuous current of 6A each channel and a maximum pulsed switch current of 8 A (pulse $<300 \mu \mathrm{~s}$ ). Each switch is independently controlled by EN pins (EN1 and EN2), which can directly interface with low-voltage control signals.

## Input and Output

VINx (input) is the power source connection to the internal circuitry and the Drain of the MOSFET. VOUTx (output) is the Source of the MOSFET. In a typical application, current flows through the switch from VINx to VOUTx toward the load. If VOUTx is greater than VINx, current will flow from VOUTx to VINx since the MOSFET is bidirectional when on.

## Chip Enable Input

The switch will be disabled when the ENx pin is in a logic low condition. During this condition, the internal circuitry and MOSFET will be turned off, reducing the supply current to $0.1 \mu \mathrm{~A}$ typical. Floating the ENx may cause unpredictable operation. ENx should not be allowed to go negative with respect to GND.

## Supply Filter/Bypass Capacitor

A $1 \mu \mathrm{~F}$ or greater low-ESR ceramic capacitor from VIN to GND, located at the device is strongly recommended to prevent the input voltage drooping during high current application. However, higher capacitor values will further reduce the voltage droop on the input. Furthermore, without the bypass capacitor, an output short may cause sufficient ringing on the input (from source lead inductance) to destroy the internal control circuitry. The input transient must not exceed 6 V of the absolute maximum supply voltage even for a short duration.

## Output Filter Capacitor

A 10 to 1 ratio of supply capacitor to output capacitor from VOUTx to GND is recommended to prevent the in-rush currents during low supply voltage start-up. Because the integrated body diode in the load switch, higher output capacitor can cause output voltage to exceed supply voltage when the system supply is removed. A output capacitor smaller then supply capacitor is recommended to prevent the current flow through the integrated body diode from output to system supply.

## Charge Pump

The switch has an internal charge pump circuit that is supplied from VDD pin to afford sufficient bias voltage to both N -channel MOSFETs. The recommended VDD voltage range is 2.5 V to 5.5 V , and must above VIN for optimal ultra-low R $\mathrm{R}_{\mathrm{ON}}$ performance, or the value of RoN will be greater than the value listed in the ELECTRICAL CHARACTERISTICS table.


## Adjustable Rise Time

The RT9740A provides an external adjustable rise time function. The adjustable rise time is used to prevent large inrush current and output voltage overshoot while the switch is being powered-up. The external capacitor connected from SS pins to GND is charged by a $1 \mu \mathrm{~A}$ current source to set each rise time.

## Discharge Operation

When ENx is low, the RT9740A will discharge the system residual voltage using internal MOSFET connected between the VOUTx and GND. The discharge current depends on the voltage at the VOUTx pin. When the voltage at the VOUTx is lower than 0.8 V , the RT9740A will fully turn the internal MOSFET on to pull the VOUTx low.

## Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula :
$P_{D(M A X)}=\left(T_{J(M A X)}-T_{A}\right) / \theta_{J A}$
where $T_{J_{(M A X)}}$ is the maximum junction temperature, $T_{A}$ is the ambient temperature, and $\theta_{\mathrm{JA}}$ is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is $125^{\circ} \mathrm{C}$. The junction to ambient thermal resistance, $\theta_{\mathrm{JA}}$, is layout dependent. For WDFN-14TL $3 \times 2$ package, the thermal resistance, $\theta_{\mathrm{JA}}$, is $32.1^{\circ} \mathrm{C} / \mathrm{W}$ on a standard JEDEC 51-7 four-layer thermal test board. The maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ can be calculated by the following formula :
$P_{D(\operatorname{mAX})}=\left(125^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right) /\left(32.1^{\circ} \mathrm{C} / \mathrm{W}\right)=3.11 \mathrm{~W}$ for WDFN-14TL $3 \times 2$ package

The maximum power dissipation depends on the operating ambient temperature for fixed $\mathrm{T}_{\mathrm{J}(\mathrm{MAX})}$ and thermal resistance, $\theta_{\mathrm{JA}}$. The derating curve in Figure 2 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.


Figure 2. Derating Curve of Maximum Power Dissipation

## Outline Dimension




## DETAILA

Pin \#1 ID and Tie Bar Mark Options
Note : The configuration of the Pin \#1 identifier is optional, but must be located within the zone indicated.

| Symbol | Dimensions In Millimeters |  | Dimensions In Inches |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. |  |  |  |  |  |
| A | 0.700 | 0.800 | 0.028 | 0.031 |  |  |  |  |  |
| A1 | 0.000 | 0.050 | 0.000 | 0.002 |  |  |  |  |  |
| A3 | 0.175 | 0.250 | 0.007 | 0.010 |  |  |  |  |  |
| b | 0.150 | 0.250 | 0.006 | 0.010 |  |  |  |  |  |
| b1 | 0.550 | 0.650 | 0.022 | 0.026 |  |  |  |  |  |
| D | 2.900 | 3.100 | 0.114 | 0.122 |  |  |  |  |  |
| D2 | 2.450 | 2.550 | 0.096 | 0.100 |  |  |  |  |  |
| E | 1.900 | 2.100 | 0.075 | 0.083 |  |  |  |  |  |
| E2 | 0.850 | 0.950 | 0.033 | 0.037 |  |  |  |  |  |
| e | 0.400 |  |  |  |  |  |  | 0.016 |  |
| K 0.200 | 0.120 | 0.008 |  |  |  |  |  |  |  |
| K1 | 0.300 |  |  |  |  |  | 0.400 | 0.012 | 0.016 |
| L | 0.005 |  |  |  |  |  |  |  |  |

W-Type 14TL DRN $3 \times 2$ Package

## Richtek Technology Corporation

14F, No. 8, Tai Yuen $1^{\text {st }}$ Street, Chupei City
Hsinchu, Taiwan, R.O.C.
Tel: (8863)5526789


[^0]:    Copyright ©2014 Richtek Technology Corporation. All rights reserved.
    RICHTEK
    is a registered trademark of Richtek Technology Corporation.

